Stats

  • State Not Answered
  • Replies 8
  • Subscribers 43
  • Views 7886
  • Members are here 0
More Content

Linking database parts in a design originally created in an older version of Capture is very slow

mbmsv

A while ago I asked a question about a problem with linking database parts in Capture CIS 17.4. 

I have now definitively concluded that the problem is specific to the design I am working on. This design is based on a Xilinx reference design and the problem is present even in the unmodified reference design. I tried a different but similar Xilinx reference design and linking database parts in it is at least three times faster. It is still slow but it proves that the problem is with the design. One obvious difference between the two reference designs is that they were created with different OrCAD versions. I believe the one I used originally was created with OrCAD 16.6, and another one it seems with 17.2. So, why linking database parts works so slow in a design that was created in 16.6? I tried exporting the design to XML and EDIF formats and importing it back in a hope that that would clean it somehow but that didn't help. Any ideas would be highly appreciated. As it stands now, being productive when working with this design is basically impossible.

Thanks

  • mbmsv
    0 in reply to Robert Finley
    Robert Finley said:
    Ok.  I was operating on the assumption you needed to link a schematic to your CIS database to export a BOM.

    Actually I need it for both.

    Robert Finley said:
    Wondering if you have multiple library capacitor symbols in the design causing slowdowns.

    No, I only have one symbol. 

    If you have a design you are working on, could you please share how long it takes for you to link 10 identical capacitors or resistors to a database part if you do it through regular means, i.e. by selecting Link Database Part in the menu? Thanks.

  • Robert Finley
    0 in reply to mbmsv

    It's almost instantaneous for me. 

    But, I work with five CIS users and we get last-years pcs from the antenna engineers to run EMA-EDA's CIP management on MS-SQL.  And these RF designs never have FPGAs or bump into the 1500 part limit of a Circuitspace license.

  • mbmsv
    0 in reply to Robert Finley

    Thank you for sharing your experience. I am pretty sure the problem is not related to my PC as it was independently verified by others. I wonder if there is some sort of dsn doctor tool? I know there is one for PCB but I haven't seen anything for schematics...

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.