• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. Deleting route Keepouts

Stats

  • Replies 19
  • Subscribers 161
  • Views 20522
  • Members are here 0
More Content

Deleting route Keepouts

Les Wong
Les Wong over 9 years ago

Hi All:

When we delete route keepouts it takes a long time.

The same time as if we were manually deleting then in Allegro.

How can this be sped up ?

Thanks,

Les

  • Sign in to reply
  • Cancel
  • Les Wong
    Les Wong over 9 years ago
    We will try to delete in smaller groups
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Junior0304
    Junior0304 over 9 years ago
    perhaps peeps already know, but i copied still(from cadence documentation) , since i need confirmation myself. Do not use axlDBCloak in these circumstances:
    *If you are adding or deleting non-connectivity database items (for example, loading many lines to a manufacturing layer)
    *If you need to interact with the user. Since connectivity is not updated, do not use the axlEnterXXX functions. Instead, get the information from the user first, then do the cloak update.
    *If you are reading the database, using cloak does not help and may actually slow performance.
    *If making a single change, using Cloak slows performance.
    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • madboss
    madboss over 6 years ago in reply to Les Wong

    Hi les Wong , where to find Dyn clearance route keep out property in Allegro??

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
  • Gowtham229
    Gowtham229 over 6 years ago

    Hi Les,

    As dave told first thing is to make the shapes disbled so that it will not update shapes online which will be helpful for me most of times to improve tool performance. 2nd thing is DRC's should not be more than 5000 which could lead to slow up tool. Also subclass used in constraint regions should be only signal/plane layers not for all. 3rd thing delete unnececessary shapes/ dxf which will not be used to free up board memory

    if all the above wont work go with performance advisor which will suggest the reasons to improve allegro performance

    Regards,

    Gowtham

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information