• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Shape to Route Keepin Spacing

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 166
  • Views 24059
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Shape to Route Keepin Spacing

melview1
melview1 over 15 years ago
OrCAD PCB Designer v16.2
 
I am getting the following DRC error, regarding an auto-generated shape (ground or power pours).  I get it on multiple layers with multiple pours:
 
Constraint Name = Shape to Route Keepin Spacing

Required Value = 0 MIL

Actual Value = 0 MIL

Constraint Source = DEFAULT

Constraint Source Type = NET SPACING CONSTRAINTS

Element 1 = Shape(auto-generated) "Gnd, Etch/Inner Signal 2"

Element 2 = Shape "Route Keepin/All"
 
It looks as if my pours go right up to the keepin without any clearance.  This is fine for me since my keepin is pulled back by 25 mils from my board edge.  Reading the DRC error, it looks as if it is adhering to the constraint since the required value is 0 mils and the actual value is 0 mils and there shouldn’t be a DRC error.
 
Does anyone know why this DRC is showing up and/or any settings I can change to make it not appear anymore?  I know I can waive the DRC, but that’s kind of annoying since it happens on multiple designs.  It appears that I can ignore it, but I want to be sure that OrCAD isn’t pointing something out that I am missing.
 
Thanks,

Mark
  • Cancel
  • melview1
    melview1 over 13 years ago

    @ Steve.  I always add my route_keepin first.  It's usually one of the first things I do.  The issue is still present.  I've deleted shapes and recreated them, using the already present route_keepin and the issue persists.  It looks to be a tolerance/accuracy/rounding thing that OrCAD does incorrectly for some shape angles/arcs.

    I'm open for any, more permanant fixes, but for now, I will use Randy's workaround.

     

    --Mark

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Boma
    Boma over 13 years ago

    One method we use, instead of chaseing the drc's around the board outline, is to add an oversize clearance value to the shape on the layer that is giviing us problems.  This can also be done globally from the Global Dynamic Shapes Parameters form.  In MM we use a small value like .002 or .004 mm which usually eliminates this issue.

    Boma 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information