Stats

  • Locked Locked
  • Replies 21
  • Subscribers 170
  • Views 34458
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

dynamic shape not updating

Tanveer

 Hi,

I have a problem with dynamic shape on my board.

dynamic shapes on the board not updating even they are not voiding from any where. shape fill type is smooth and I try to update it from Display>Status>update dynamic shapes but error msg occured 

"1 dynamic shape is still out of date or empty.  Run Out of date shapes Report from status dialog to identify them."

I also try to DB doctor my pcb but not working. In the starting shape was fine Error occured suddenly I didnt know how it happens.

previously I have this problem and I resolved it by chance by removing internal plane layers from Xsection and again defined them. but I know this is not a proper solution.

Any Suggestions.

Regards

Tanveer

  • Tanveer

     

    Hi Rik,

     Thanks for your advise I unchecked the negative artowork in the xsection and problem solved. thanks.

    Redwire can you please explain me what do you mean "power/ground trace length issues coming off of those Xilinx parts", I didnt understand it.

    Thanx in advance.

    Regards

    Tanveer

  • Goblin59

     Just for info, I tried to look at this file but your link is filled with stuff inappropriate for the work space. No need to get into details, but I had to close down as soon as the website opened. 

    Cheers,

    Ron Scott

  • redwire

    Tanveer said:
    Redwire can you please explain me what do you mean "power/ground trace length issues coming off of those Xilinx parts", I didnt understand it.

     

    Power and Ground pin escape length is crucial to most parts today because of the faster rise times of parts.  In your design you seem to have comprimised power and ground to get the signal escape short.  This is contrary to signal / power integrity design methodologies of today where we attempt to make the trace for power/gnd as short as possible to reduce the power loop inductance.

    I personally would make sure all of my power and ground escapes are as short as possible before attempting signal routing.

    HTH

  • Tanveer

     Thanx REdwire for your kind help. I didnt know this. Sorry Goblin59 for your inconvinience I think they deleted my link because I am not a paying user.

    Regards

    Tanveer

  • komikumi

    I met the same problem.

    My PCB have 3 out of date shapes. I also followed the previous post and tried to fix the problem with no result.  

    Even though I deleted all shapes on the PCB but the report wasn't changed.

    Pls show me how  to fix the problem ? what happens on Allegro PCB editor ?

     

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.