• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Connecting symbol shapes to internal layer

Stats

  • Locked Locked
  • Replies 12
  • Subscribers 166
  • Views 18062
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Connecting symbol shapes to internal layer

TH Designs
TH Designs over 12 years ago

On the connector shown below I want to connect the shapes around the perimeter to the internal gnd layer. I have selected each shape and assigned the net "gnd" to each but I get no ratsnest showing a connection needs to be made. The status command does not show them as unconnected either.

Previously I would have edited the copper area to assign the net, then placed a "free via" to connect to the gnd plane. I don't see a method to get a small hole into the shape.

I tried to add pins to the library part, but that requires adding additional pins to the schematic symbol. Plus, can you even have a pin inside a shape?

Tom

(I sure picked the right avatar........)

  • conn.jpg
  • View
  • Hide
  • Cancel
  • TH Designs
    TH Designs over 12 years ago

    Scott,

    In the future I will do that. I made a new symbol already. I would have done it on this board, but every way I tried, when I brought the netlist in it blew away my routing / placement. I didn't want to have to re-route 8 connectors again so for now I am editing the shape in Editor and assigning it to the gnd net, then manually placing a trace/via to gnd. It works pretty well with no DRC's. I even reloaded the netlist a few times and it didn't impact what I did.

    I'm probably jinxing myself here, but I think I'm getting the hang of this monster. This board was a pretty simple 4 layer debug board for a video controller. I start a job next week which will be the real test of what I have learned (or haven't learned). 12 circuits of high current DC, processors and MOSFETS. Not to mention the heat dissipation issues that go along with such circuits. I expect it will take about 30% longer then I estimated due to the learning curve I'm still on. I'm looking forward to it, in a sort of demented way..........

     Have a great weekend!

    Tom

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ScottCad
    ScottCad over 12 years ago

    Tom, not sure if you spotted it but there is an option in capture and also in Import Logic to leave existing etch alone when doing a forward annotation. That sucker is handy if you have routes routed in and you dont want them to be blown away.

    When you netlist in capture you could un-check "Allow etch removal during eco"

    Best of luck on that new board, sounds like you are ready to take the Bull by the Horns : )

    Have a nice weekend too

    Scott

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information