• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Silksceen DRC

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 166
  • Views 18293
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Silksceen DRC

BK2018
BK2018 over 6 years ago

I'm not sure about this, hence asking.

I usually check silkscreen by visually looking at the board on the screen.

This method has failed me now that the boards are getting larger, besides silkscreen being on so many different classes.

Is there a DRC that can be set to check for overlapping silkscreen? (without using autosilk)

Thanks!

  • Cancel
  • steve
    steve over 6 years ago

    Yes make sure you are running 17.2-2016 S048 or later then look at the Manufacturing Tab inside Constraint Manager, There's a how to video here:- www.youtube.com/watch

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • BK2018
    BK2018 over 6 years ago in reply to steve

    Thanks Steve, great videos by the way!  

    I tried like the video and it didn't catch silkscreen refdes overlapping silkscreen refdes.  Is there another setting to be configured to achieve this?  

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 6 years ago in reply to BK2018

    Make sure you enable the DRC's under Analyze - Analysis modes (in CM) then Design for Fabrication and turn them all on. Yo also need to ensure that the ruleset you have created is applied to the PCB so make a ruleset under DFF Constraint Set - Silkscreen then this is applied under the Design - Silkscreen section.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • BK2018
    BK2018 over 6 years ago in reply to steve

    I think I'm missing a silk to silk parameter because over 2,000 drc's are reported for silk problems (I usually let the board house tend to the clipping) but the overlapping refdes's are not flagged. I purposely placed two refdes's on top of each other and updated the DRCs but no markers on them.  I also opened the Color Dialog and enabled all DRCs.  The DRC report (clicking on the yellow sqauare) only shows VIA and PIN violations.

    Any ideas on what I might be doing incorrectly or is there yet another way to get the DRCs to include refdes overlapping refdes?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • steve
    steve over 6 years ago in reply to BK2018

    No your not missing something. In the base levels of OrCAD and Allegro the Silkscreen checks are limited to text and lines overlapping pins and vias. For more advanced checks you would need to look at an Allegro Venture license which does look at many more objects including text overlapping. There is a free skill app called autosilk utils which was written by Dave Elder and does cover what you want for free. Have a look at the PCB Skill forum and you should be able to find and download it from there.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information