• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Layout jumper

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 164
  • Views 17698
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout jumper

archive
archive over 17 years ago

Hi All,
 
I have design a single side PCB on Allegro 15.7. Some times it was necessary to implement a SMD Jumper for jumping over other signals. I have place this jumpers on the schematic (design entry CIS) and connected bode pins of the jumper to the same signal.
It works, but I have a small cosmetic problem, for each jumper I placed, I get on the Layout guide (open connection).
Does some one know if there is a possibility to design a library symbol with two pins that can be automatically connected to the same potential?
 
Thanks in advance
 
Gustavo


Originally posted in cdnusers.org by Gustavo Linde
  • Cancel
  • archive
    archive over 17 years ago

    Not sure if this will help but you can add net short property for the part pins in OrCAD Capture. The name of the property is NET_SHORT and the value is the name of the two nets separated by colon i.e. GND:AGND. Let us know if this works for you? Oh, and make sure that this property gets included in the netlist by adding the property (name) in the netprops section of allegro.cfg when generating the Allegro netlist. I think you can also add the property on to a pin in Allegro.


    Originally posted in cdnusers.org by khurana
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Thanks for the sugestion,

     

    The NET_SHORT property is not what I need. This property works very fine if you need a star point (i.e. AGND:DGND) so it is possible to connect both signals to the same pin without DRC problem, but it dos not work with a jumper (zero ohm resistor) which both terminals are connected to the same net

     

    Regards

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Try the "No"RAT" property and see if it is what you are wanting.

    Best regards,
    Kishore


    Originally posted in cdnusers.org by kishore
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    I mean "NO_RAT"


    Originally posted in cdnusers.org by kishore
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 17 years ago

    Hi,

     

    Thanks for that input, the NO_RAT function is applicable always to the entire net. Do you know if there is a possibility to use these function for a component only?

    For the moment it seems to be an applicable solution before I do the post process.


    Thanks

    Gustavo


    Originally posted in cdnusers.org by Gustavo Linde
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information