Community PCB Design Pulse and DE-HDL Adding detailed SI constraints in schematic netlist

Stats

  • State Not Answered
  • Replies 0
  • Subscribers 20
  • Views 2085
  • Members are here 0
More Content

Adding detailed SI constraints in schematic netlist

Kamilo

Does Cadence support scripting env.,to append detailed SI constraint rules at schematic level, package the netlist + rules and  import it into PCB CAD layout? SI details such as back-drill, layer assignments for family of nets, crosstalk, diff pair geometry, pair-to-pair separation, P & N skew, max trace length, high power nets, etc.?

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.