• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 45 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JL202601056745
      JL202601056745 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    ODB++ from Allegro V16.01

    Category: PCB Design

    By archive

    •

    updated over 15 years ago by oscar migs

    7 replies • 15878 views
  • Discussion

    Autosilk doesn't work for shapes on silkscreen layer

    Category: PCB Design

    By archive

    •

    updated over 15 years ago by archive

    6 replies • 2845 views
  • Discussion

    How to solve Warning(SPMHOD-33)

    Category: PCB Design

    By Cad Engineer

    •

    updated over 15 years ago by Cad Engineer

    3 replies • 2973 views
  • Discussion

    REG: Whether VIA needs spoke connection?

    Category: PCB Design

    By girish

    •

    updated over 15 years ago by girish

    3 replies • 13928 views
  • Discussion

    plug in for max 7000 ic

    Category: PCB Design

    By rakeshnettem

    •

    started over 15 years ago

    0 replies • 12731 views
  • Discussion

    Bottom Termination Part

    Category: PCB Design

    By sabehs

    •

    started over 15 years ago

    0 replies • 12804 views
  • Discussion

    merging Components in Layout

    Category: PCB Design

    By Nguyen Van Nam

    •

    updated over 15 years ago by Amit2812

    4 replies • 15147 views
  • Discussion

    List of repetitive kinda tasks while designing schematics in allegro

    Category: PCB Design

    By Panglossian

    •

    started over 15 years ago

    0 replies • 12776 views
  • Discussion

    how to create custom board size and thermal vias???

    Category: PCB Design

    By kabalee

    •

    updated over 15 years ago by Robert Finley

    2 replies • 13452 views
  • Discussion

    help needed with package - WARNING #18010

    Category: PCB Design

    By croc4

    •

    updated over 15 years ago by eephillip

    1 replies • 454 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information