• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 30 Points
    • 2
      steve
      steve 25 Points
    • 3
      Ejlersen
      Ejlersen 20 Points
    • 3
      Robert Finley
      Robert Finley 20 Points
    • 5
      HirokiJEM
      HirokiJEM 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Reloading skill file from telskill window does not work, any suggestions

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 16 years ago by aCraig

    4 replies • 14131 views
  • Discussion

    How To Find 1 Unrouted Net?

    Category: PCB Design

    By melview1

    •

    updated over 16 years ago by steve

    8 replies • 22562 views
  • Discussion

    capture/design entry hdl

    Category: PCB Design

    By jpacd1x

    •

    updated over 16 years ago by jpacd1x

    2 replies • 939 views
  • Discussion

    Work in Parallel

    Category: PCB Design

    By Nampoothiri

    •

    updated over 16 years ago by HSBM

    1 replies • 13167 views
  • Discussion

    How to create Multiple split plane in Allegro16.2...?

    Category: PCB Design

    By Muralidhara

    •

    updated over 16 years ago by Muralidhara

    2 replies • 13496 views
  • Discussion

    Extracting footprints from Layout

    Category: PCB Design

    By berms03

    •

    updated over 16 years ago by noahness

    1 replies • 16209 views
  • Discussion

    What is meant by Acid Trap?

    Category: PCB Design

    By girish

    •

    updated over 16 years ago by Easton

    6 replies • 19551 views
  • Discussion

    .brd to dxf

    Category: PCB Design

    By MAAC

    •

    updated over 16 years ago by archive

    3 replies • 14102 views
  • Discussion

    Copy paste option in HDL library part delevoper

    Category: PCB Design

    By HSBM

    •

    updated over 16 years ago by Jerry GenPart

    1 replies • 13312 views
  • Discussion

    where is the capture CIS?

    Category: Allegro X PCB Editor

    By bobtail

    •

    updated over 16 years ago by redwire

    3 replies • 13400 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information