• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    what the appreviation of PO means?

    Category: PCB Design

    By Mohad

    •

    started over 15 years ago

    0 replies • 15957 views
  • Discussion

    Components embedded in Inner Layer using Allegro

    Category: PCB Design

    By purikku22

    •

    updated over 15 years ago by edhickey

    5 replies • 16778 views
  • Discussion

    hierarchical designs in Cadence 16.3

    Category: PCB Design

    By romaric

    •

    updated over 15 years ago by Mike Veal

    3 replies • 14574 views
  • Discussion

    Ref Des linkage line to part

    Category: PCB Design

    By dmorgan

    •

    updated over 15 years ago by Mike Veal

    4 replies • 14857 views
  • Discussion

    Symbol library management in Design Entry HDL

    Category: PCB Design

    By jessu123

    •

    updated over 15 years ago by jessu123

    3 replies • 16972 views
  • Discussion

    package symbol on two different layers

    Category: PCB Design

    By romaric

    •

    updated over 15 years ago by romaric

    2 replies • 14369 views
  • Discussion

    Model Assignmement in Allegro PCB SI

    Category: PCB Design

    By Neha Anu

    •

    updated over 15 years ago by Khurana

    1 replies • 15725 views
  • Discussion

    the diff signals

    Category: PCB Design

    By Mohad

    •

    updated over 15 years ago by Mohad

    2 replies • 14306 views
  • Discussion

    why the holes of the socket should be plated , aren't they used for mounting

    Category: PCB Design

    By Mohad

    •

    updated over 15 years ago by Mohad

    2 replies • 1036 views
  • Discussion

    PSpice - Creating packages for simulation

    Category: Allegro X APD

    By steeldarkblade

    •

    updated over 15 years ago by Alok Tripathi

    1 replies • 1650 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information