• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,593 Points
    • 2
      oldmouldy
      oldmouldy 10,820 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    PSpice

    Category: PCB Design

    By Tony Stark

    •

    updated over 15 years ago by tltoth

    6 replies • 8567 views
  • Discussion

    Design Entry HDL_Library

    Category: PCB Design

    By Neha Anu

    •

    updated over 15 years ago by erivas

    1 replies • 16426 views
  • Discussion

    Unique DIFFERENTIAL_PAIR properties on complex hierarchical designs : ConceptHDL

    Category: PCB Design

    By aredenbaugh

    •

    started over 15 years ago

    0 replies • 13599 views
  • Discussion

    Auto rename refdes problem - v16.3

    Category: PCB Design

    By shangwu

    •

    updated over 15 years ago by redwire

    1 replies • 2039 views
  • Discussion

    error name too long

    Category: PCB Design

    By dumarjo

    •

    updated over 15 years ago by dumarjo

    3 replies • 22290 views
  • Discussion

    placing pin in bottom layer

    Category: PCB Design

    By anandaraj

    •

    updated over 15 years ago by anandaraj

    2 replies • 15340 views
  • Discussion

    Relocating an Established Datum

    Category: PCB Design

    By Goblin60

    •

    updated over 15 years ago by Goblin60

    4 replies • 15934 views
  • Discussion

    Symbol creation in design entry hdl

    Category: PCB Design

    By Neha Anu

    •

    started over 15 years ago

    0 replies • 14454 views
  • Discussion

    OrCAD Capture hangs there forever when generating the PCB Editor netlist!

    Category: PCB Design

    By Peyton

    •

    updated over 15 years ago by swang

    5 replies • 17603 views
  • Discussion

    16.3 failed silent install with SCCM deployment

    Category: PCB Design

    By alexknelson

    •

    updated over 15 years ago by alexknelson

    2 replies • 15180 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information