• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,593 Points
    • 2
      oldmouldy
      oldmouldy 10,820 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Color view question v16.3

    Category: PCB Design

    By shangwu

    •

    updated over 15 years ago by shangwu

    2 replies • 14029 views
  • Discussion

    God bless u if u help me,import old allgero to rev16

    Category: PCB Design

    By youngEagle

    •

    updated over 15 years ago by LogicSwap

    8 replies • 5863 views
  • Discussion

    Sigwave - waveform with suffix "i"

    Category: PCB Design

    By Juniper

    •

    updated over 15 years ago by Dennis Nagle

    3 replies • 2657 views
  • Discussion

    Diff Pair resize_respace issue

    Category: PCB Design

    By Bala R

    •

    updated over 15 years ago by Rik Lee

    1 replies • 13929 views
  • Discussion

    Design Parameters

    Category: PCB Design

    By Goblin60

    •

    updated over 15 years ago by KEN13

    4 replies • 15417 views
  • Discussion

    Cae Views HDL retreive bus from design

    Category: PCB Design

    By arge

    •

    started over 15 years ago

    0 replies • 13557 views
  • Discussion

    relative propagation delay problem

    Category: PCB Design

    By yosephcz

    •

    updated over 15 years ago by yosephcz

    2 replies • 16896 views
  • Discussion

    Orcad 16.2 - Create netlist error "CAP[0020]"

    Category: PCB Design

    By Strickland

    •

    updated over 15 years ago by Strickland

    2 replies • 2521 views
  • Discussion

    Customized title block-capture

    Category: PCB Design

    By MAAC

    •

    updated over 15 years ago by steve

    5 replies • 16587 views
  • Discussion

    PCBD editor 16.0 Documentation

    Category: PCB Design

    By Tiberinus

    •

    updated over 15 years ago by redwire

    1 replies • 14100 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information