• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,588 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    [solved]noob question

    Category: PCB Design

    By sharted

    •

    updated over 15 years ago by sharted

    3 replies • 1117 views
  • Discussion

    Design Entry HDL Skill: how do I check connected component pin

    Category: Allegro X PCB Editor

    By jcdoming

    •

    started over 15 years ago

    0 replies • 13893 views
  • Discussion

    Looping folders fail after x numbers of entries ???

    Category: Allegro X PCB Editor

    By Romme

    •

    updated over 15 years ago by Romme

    2 replies • 14052 views
  • Discussion

    Xnets access

    Category: Allegro X PCB Editor

    By chaplin

    •

    updated over 15 years ago by chaplin

    2 replies • 14046 views
  • Discussion

    updated OrCAD from 16.3S005 to 16.3S009

    Category: PCB Design

    By shangwu

    •

    updated over 15 years ago by shangwu

    2 replies • 13918 views
  • Discussion

    How I sync board file with schematic after re-assigned the nets in board

    Category: PCB Design

    By hmmges

    •

    updated over 15 years ago by hmmges

    2 replies • 14630 views
  • Discussion

    replacing symbols in Allegro 16.3

    Category: Allegro X PCB Editor

    By rahays

    •

    updated over 15 years ago by rahays

    2 replies • 15213 views
  • Discussion

    Orcad Layout DRC issue

    Category: PCB Design

    By BTM73

    •

    updated over 15 years ago by BTM73

    2 replies • 14277 views
  • Discussion

    Different width_DP_different layer

    Category: PCB Design

    By MAAC

    •

    updated over 15 years ago by Nampoothiri

    2 replies • 13889 views
  • Discussion

    CDNLive North America 2010?

    Category: PCB Design

    By eDave

    •

    started over 15 years ago

    0 replies • 13364 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information