• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 90 Points
    • 2
      DavidJHutchins
      DavidJHutchins 65 Points
    • 3
      steve
      steve 45 Points
    • 4
      masamasa
      masamasa 43 Points
    • 5
      avant
      avant 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,988 Points
    • 2
      oldmouldy
      oldmouldy 11,160 Points
    • 3
      eDave
      eDave 7,771 Points
    • 4
      redwire
      redwire 5,488 Points
    • 5
      DavidJHutchins
      DavidJHutchins 4,941 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Netclass in Allegro 16.2

    Category: PCB Design

    By Khurram Khurram

    •

    updated over 15 years ago by Khurram

    12 replies • 17143 views
  • Discussion

    Stimulus rise time in SpectraQuest

    Category: PCB Design

    By wowo1215 wowo1215

    •

    started over 15 years ago

    0 replies • 12235 views
  • Discussion

    Import orcad cis to concept

    Category: PCB Design

    By ELEKVN ELEKVN

    •

    updated over 15 years ago by redwire

    1 replies • 12250 views
  • Discussion

    change package symbol

    Category: PCB Design

    By rlenser rlenser

    •

    updated over 15 years ago by redwire

    3 replies • 13107 views
  • Discussion

    Selecting Clines but not VIAs on a net

    Category: PCB Design

    By mvonahnen mvonahnen

    •

    updated over 15 years ago by redwire

    1 replies • 12119 views
  • Discussion

    concept SKILL and renaming nets

    Category: Allegro X PCB Editor

    By kerchunk kerchunk

    •

    started over 15 years ago

    0 replies • 12161 views
  • Discussion

    Problem in Windows Vista 64 Bit

    Category: PCB Design

    By EMTECH EMTECH

    •

    updated over 15 years ago by fxffxf

    6 replies • 13881 views
  • Discussion

    System Architect/ PCB XL Refdes mismatch

    Category: PCB Design

    By grrr grrr

    •

    started over 15 years ago

    0 replies • 11991 views
  • Discussion

    Suggest me via stack for 0.5mm pitch BGA

    Category: PCB Design

    By Prasanna Prasanna

    •

    updated over 15 years ago by redwire

    1 replies • 12438 views
  • Discussion

    How can i make a do file?

    Category: PCB Design

    By Neha Anu Neha Anu

    •

    updated over 15 years ago by Neha Anu

    2 replies • 12607 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information