• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 20 Points
    • 3
      HirokiJEM
      HirokiJEM 16 Points
    • 4
      kevcon
      kevcon 15 Points
    • 4
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,898 Points
    • 2
      oldmouldy
      oldmouldy 11,050 Points
    • 3
      eDave
      eDave 7,661 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to change wirebond group in APD16.2? How to use reconnect wire bond in APD16.2?

    Category: Allegro X APD

    By Alice

    •

    updated over 16 years ago by Alice

    2 replies • 13905 views
  • Discussion

    How to detect a progress meter

    Category: Allegro X PCB Editor

    By GregC

    •

    updated over 16 years ago by aCraig

    4 replies • 13530 views
  • Discussion

    Creating Rat Ts pin pairs for Total Etch Length constraint

    Category: PCB Design

    By mvonahnen

    •

    updated over 16 years ago by redwire

    12 replies • 19280 views
  • Discussion

    assign alias to filled pads

    Category: PCB Design

    By jchips12

    •

    updated over 16 years ago by jchips12

    4 replies • 13687 views
  • Discussion

    Where I Find "Orcad Footprint Libraries" Book(manual)?

    Category: PCB Design

    By codemon

    •

    updated over 16 years ago by codemon

    2 replies • 1189 views
  • Discussion

    stitching via along cline

    Category: PCB Design

    By brodesu

    •

    updated over 16 years ago by brodesu

    6 replies • 17935 views
  • Discussion

    using two connectors for one footprint/symbol

    Category: PCB Design

    By sheepdog

    •

    updated over 16 years ago by Wild

    3 replies • 1718 views
  • Discussion

    pin-floating check in Concept HDL

    Category: PCB Design

    By peter zhu

    •

    started over 16 years ago

    0 replies • 12693 views
  • Discussion

    ConceptHDL inter-page connection

    Category: PCB Design

    By peter zhu

    •

    updated over 16 years ago by peter zhu

    1 replies • 13808 views
  • Discussion

    Adding via in Allegro 16.2

    Category: PCB Design

    By seng1

    •

    updated over 16 years ago by satya12

    6 replies • 24542 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information