• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      EDAHut
      EDAHut 25 Points
    • 3
      karthikeyank
      karthikeyank 20 Points
    • 4
      LogicNet
      LogicNet 16 Points
    • 5
      Zhifeng Jin
      Zhifeng Jin 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,093 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Reloading skill file from telskill window does not work, any suggestions

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 17 years ago by aCraig

    4 replies • 15816 views
  • Discussion

    How To Find 1 Unrouted Net?

    Category: PCB Design

    By melview1

    •

    updated over 17 years ago by steve

    8 replies • 25929 views
  • Discussion

    capture/design entry hdl

    Category: PCB Design

    By jpacd1x

    •

    updated over 17 years ago by jpacd1x

    2 replies • 1347 views
  • Discussion

    Work in Parallel

    Category: PCB Design

    By Nampoothiri

    •

    updated over 17 years ago by HSBM

    1 replies • 14205 views
  • Discussion

    How to create Multiple split plane in Allegro16.2...?

    Category: PCB Design

    By Muralidhara

    •

    updated over 17 years ago by Muralidhara

    2 replies • 14790 views
  • Discussion

    Extracting footprints from Layout

    Category: PCB Design

    By berms03

    •

    updated over 17 years ago by noahness

    1 replies • 17737 views
  • Discussion

    What is meant by Acid Trap?

    Category: PCB Design

    By girish

    •

    updated over 17 years ago by Easton

    6 replies • 21546 views
  • Discussion

    .brd to dxf

    Category: PCB Design

    By MAAC

    •

    updated over 17 years ago by archive

    3 replies • 15418 views
  • Discussion

    Copy paste option in HDL library part delevoper

    Category: PCB Design

    By HSBM

    •

    updated over 17 years ago by Jerry GenPart

    1 replies • 14451 views
  • Discussion

    where is the capture CIS?

    Category: Allegro X PCB Editor

    By bobtail

    •

    updated over 17 years ago by redwire

    3 replies • 14620 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information