• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      Robert Finley
      Robert Finley 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 5
      HirokiJEM
      HirokiJEM 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    board outline segments merge

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 17340 views
  • Discussion

    via xy report

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 13994 views
  • Discussion

    autosilk coflict with pin?

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 12775 views
  • Discussion

    Cross Probe between Concept and Allegro during placement

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13482 views
  • Discussion

    Dptol never goes green.

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 13456 views
  • Discussion

    New book on semiconductor modeling

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 12797 views
  • Discussion

    Allegro Design Entry CIS junction (dot) too small

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 14164 views
  • Discussion

    Orcad layout .max import to Allegro .brd

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14975 views
  • Discussion

    display rat ts

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 15011 views
  • Discussion

    Back Annotate problems between Capture (10.5) and Allegro PCB design (15.2)

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 13635 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information