• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      EDAHut
      EDAHut 30 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 25 Points
    • 4
      Zhifeng Jin
      Zhifeng Jin 20 Points
    • 4
      karthikeyank
      karthikeyank 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,610 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,241 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,083 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Resetting Design Entry (Concept HDL) menus

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 17862 views
  • Discussion

    Rectangular PTH Slot ( Allegro PCB Editor versin 15.2)

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 16063 views
  • Discussion

    Create detail , Cutouts , Assembly Drawing , Plotting

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 15315 views
  • Discussion

    Pin Location Marking

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 18 years ago by archive

    5 replies • 17191 views
  • Discussion

    Sample Do File

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 16166 views
  • Discussion

    Tech Tip: How to Achieve Min. Wirebonding Constraints

    Category: Allegro X APD

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 15106 views
  • Discussion

    Capture CIS 16.0 unable to view 16.0 Footprints

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14265 views
  • Discussion

    CDS_PINID on schematic

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 14119 views
  • Discussion

    Ballout in Excel sheet to Orcad CIS

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 14952 views
  • Discussion

    Post-Layout Questions

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 13675 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information