• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      SG20260713408
      SG20260713408 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Via Stitching and via shielding - in Version 17.2.

    Category: PCB Design

    By Sanket740

    •

    started over 7 years ago

    0 replies • 1270 views
  • Discussion

    Import Scaled dxf draw

    Category: PCB Design

    By Yohanan

    •

    updated over 7 years ago by Yohanan

    4 replies • 18079 views
  • Discussion

    Adding RefDes

    Category: PCB Design

    By archive

    •

    updated over 7 years ago by steve

    13 replies • 32361 views
  • Discussion

    Top to Bottom Mirror.

    Category: Allegro X Scripting - Skill

    By karthikeyan123

    •

    updated over 7 years ago by karthikeyan123

    5 replies • 11908 views
  • Discussion

    Capture 17.2 S051 automatically assigns xnets

    Category: PCB Design

    By LouShay

    •

    updated over 7 years ago by redwire

    3 replies • 15896 views
  • Discussion

    what should i do to simulate ddr4 sodimm? is there any ibis model for both the sodimm socket and the ddr4 module?

    Category: PCB Design

    By johnthanchau

    •

    started over 7 years ago

    0 replies • 14143 views
  • Discussion

    is there a script to remove all voltages assigned in identify dc nets?

    Category: Allegro X Scripting - Skill

    By johnthanchau

    •

    updated over 7 years ago by johnthanchau

    2 replies • 10593 views
  • Discussion

    Iterated Blocks?

    Category: PCB Design

    By jsherman91

    •

    started over 7 years ago

    0 replies • 13702 views
  • Discussion

    Packaging Error

    Category: PCB Design

    By TIDVEng

    •

    started over 7 years ago

    0 replies • 14443 views
  • Discussion

    Undefined Flash symbols

    Category: PCB Design

    By HSID

    •

    updated over 7 years ago by CadAce2K

    1 replies • 16224 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information