• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 35 Points
    • 2
      steve
      steve 25 Points
    • 2
      Robert Finley
      Robert Finley 25 Points
    • 4
      oldmouldy
      oldmouldy 20 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,040 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Cannot create Xnet,In the model assignment dialog the Auto setup button is disappeared .

    Category: PCB Design

    By marsagent123

    •

    started over 6 years ago

    0 replies • 2126 views
  • Discussion

    Notch and Slide options in Edit Shape Operation

    Category: PCB Design

    By chadga

    •

    updated over 6 years ago by chadga

    2 replies • 14267 views
  • Discussion

    Orcad Capture TCL scripting

    Category: PCB Design

    By Azef

    •

    updated over 6 years ago by CUGOnion

    20 replies • 34825 views
  • Discussion

    Dynamic thermal pin properties in V17.2 S031

    Category: PCB Design

    By joma

    •

    updated over 6 years ago by steve

    3 replies • 13370 views
  • Discussion

    Some of the mapped step files are not visible on 3D Viewer

    Category: PCB Design

    By MightyBeard7

    •

    updated over 6 years ago by steve

    1 replies • 13676 views
  • Discussion

    Cadence HDL project manager issue

    Category: PCB Design

    By YPWEN

    •

    started over 6 years ago

    0 replies • 13552 views
  • Discussion

    Unable to open 'netout.rpt' file

    Category: PCB Design

    By HirosakiOnda

    •

    started over 6 years ago

    0 replies • 1459 views
  • Discussion

    Cleaning up excessive RATS

    Category: PCB Design

    By NoBozos

    •

    updated over 6 years ago by B Bruekers

    1 replies • 13085 views
  • Discussion

    Set property on FlatNet, using selected Wire in TCL

    Category: PCB Design

    By RasmusDK

    •

    started over 6 years ago

    0 replies • 13600 views
  • Discussion

    Allegro 17.2 Slot tolerance numbers

    Category: PCB Design

    By FormerMember

    •

    updated over 6 years ago by steve

    1 replies • 13752 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information