• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,528 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,213 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Microvia hole to line clearance. No DRC error ?

    Category: PCB Design

    By Lennie

    •

    updated over 10 years ago by PhilH

    3 replies • 14731 views
  • Discussion

    How to delete Board geometrty outline

    Category: PCB Design

    By true wanderer

    •

    updated over 10 years ago by PhilH

    6 replies • 22202 views
  • Discussion

    Delete text using SKILL

    Category: Allegro X PCB Editor

    By Hassan122

    •

    updated over 10 years ago by Hassan122

    5 replies • 16200 views
  • Discussion

    Capacitance Measurement - Via

    Category: PCB Design

    By Wild

    •

    started over 10 years ago

    0 replies • 639 views
  • Discussion

    OrCAD Capture TCL to Iterate over all pins of a part in a Library File

    Category: PCB Design

    By Kodela

    •

    updated over 10 years ago by oldmouldy

    1 replies • 15997 views
  • Discussion

    PADS import Error

    Category: PCB Design

    By Hossein1357

    •

    updated over 10 years ago by steve

    3 replies • 18075 views
  • Discussion

    Create solid thermal vias using Orcad

    Category: PCB Design

    By kungfu20

    •

    updated over 10 years ago by kungfu20

    2 replies • 15996 views
  • Discussion

    Artwork Generation

    Category: PCB Design

    By stellar

    •

    updated over 10 years ago by MaranVVDN

    9 replies • 24344 views
  • Discussion

    Multi-level backups?

    Category: PCB Design

    By Olli

    •

    started over 10 years ago

    0 replies • 14086 views
  • Discussion

    Searching the forum in the new format??

    Category: Allegro X PCB Editor

    By jwhend

    •

    updated over 10 years ago by jwhend

    5 replies • 15147 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information