• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 50 Points
    • 2
      JV202605125312
      JV202605125312 30 Points
    • 3
      MZ20250602835
      MZ20250602835 20 Points
    • 4
      excellon1
      excellon1 15 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,593 Points
    • 2
      oldmouldy
      oldmouldy 10,820 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Hierarchical Schematic not printing all pages

    Category: PCB Design

    By BrianTMcKee

    •

    updated over 10 years ago by BrianTMcKee

    2 replies • 20856 views
  • Discussion

    SI analysis using ORCAD 2015

    Category: PCB Design

    By C Shiva

    •

    started over 10 years ago

    0 replies • 13611 views
  • Discussion

    SKILL to select a net

    Category: Allegro X PCB Editor

    By WMILan

    •

    updated over 10 years ago by B Bruekers

    1 replies • 14264 views
  • Discussion

    How to make axlUIWSetParent() work?

    Category: Allegro X PCB Editor

    By stillFish00

    •

    started over 10 years ago

    0 replies • 13489 views
  • Discussion

    DRC not flagging line to hole clearance violation

    Category: PCB Design

    By Allan M

    •

    updated over 10 years ago by Allan M

    2 replies • 14762 views
  • Discussion

    Connecting SMD pin pad to GND copper plane

    Category: PCB Design

    By Jrigbi

    •

    updated over 10 years ago by techk

    3 replies • 15775 views
  • Discussion

    Free PCB Penalization software

    Category: PCB Design

    By Jrigbi

    •

    updated over 10 years ago by techk

    1 replies • 14434 views
  • Discussion

    xsection and design parameters not working in PCB Designer

    Category: PCB Design

    By JimBroad

    •

    updated over 10 years ago by JimBroad

    5 replies • 16631 views
  • Discussion

    rotate vs spin

    Category: PCB Design

    By docb

    •

    updated over 10 years ago by KoryMJ

    1 replies • 15368 views
  • Discussion

    Autosilkutils error

    Category: PCB Design

    By joma

    •

    updated over 10 years ago by KoryMJ

    12 replies • 26861 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information