• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,823 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,551 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,078 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Orcad Netlist Quick Question

    Category: PCB Design

    By StStark

    •

    updated over 11 years ago by StStark

    2 replies • 13539 views
  • Discussion

    Change the size of font in a form

    Category: Allegro X PCB Editor

    By jwhend

    •

    started over 11 years ago

    0 replies • 13500 views
  • Discussion

    skill_new_function_16.6ver

    Category: Allegro X PCB Editor

    By KARPCB

    •

    updated over 11 years ago by Ejlersen

    1 replies • 13924 views
  • Discussion

    Cadence allegro design workbench installation

    Category: PCB Design

    By ellis1

    •

    updated over 11 years ago by eDave

    1 replies • 13391 views
  • Discussion

    Why can't change NO_RAT Attribute for a scheduled net

    Category: PCB Design

    By Hossein1357

    •

    started over 11 years ago

    0 replies • 412 views
  • Discussion

    How to add region name property to a coppied shape

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    2 replies • 13677 views
  • Discussion

    How to create negative artwork or pdf?

    Category: PCB Design

    By Usane

    •

    updated over 11 years ago by Usane

    8 replies • 19108 views
  • Discussion

    No thru-hole pin region in Cadence

    Category: PCB Design

    By phandinh1508

    •

    updated over 11 years ago by phandinh1508

    3 replies • 13710 views
  • Discussion

    EXPORT IN EXCEL

    Category: Allegro X PCB Editor

    By KARPCB

    •

    updated over 11 years ago by KARPCB

    3 replies • 15734 views
  • Discussion

    how to browse JEDEC type in concept HDL in allegro 16.5

    Category: PCB Design

    By step package

    •

    started over 11 years ago

    0 replies • 13711 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information