• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 85 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      zpofrp
      zpofrp 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,678 Points
    • 2
      oldmouldy
      oldmouldy 10,945 Points
    • 3
      eDave
      eDave 7,496 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 4,943 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    typical Allegro learning curve ?

    Category: PCB Design

    By JeffCollinson

    •

    updated over 12 years ago by Robert Finley

    14 replies • 22811 views
  • Discussion

    Orcad PCB / Allegro version conversions? (Argh!)

    Category: PCB Design

    By N i z e

    •

    updated over 12 years ago by steve

    5 replies • 18529 views
  • Discussion

    How to add additional delimiter in BOM - HDL?

    Category: PCB Design

    By maberu

    •

    started over 12 years ago

    0 replies • 555 views
  • Discussion

    How to place via arrays in a dynamic shape?

    Category: PCB Design

    By binpersonal

    •

    updated over 12 years ago by binpersonal

    3 replies • 15079 views
  • Discussion

    Library Managment in Allegro V16.5 & Browsing Packaged Symbols.

    Category: PCB Design

    By ScottCad

    •

    updated over 12 years ago by photoboard

    8 replies • 3989 views
  • Discussion

    PDF Export successful but no file generated

    Category: PCB Design

    By xraybox

    •

    updated over 12 years ago by xraybox

    3 replies • 18171 views
  • Discussion

    Experiences in PCB Design Flows

    Category: PCB Design

    By yf1990

    •

    updated over 12 years ago by ScottCad

    1 replies • 13267 views
  • Discussion

    Can you modify OrCAD BOM Header Info?

    Category: PCB Design

    By aggie81

    •

    updated over 12 years ago by steve

    1 replies • 15618 views
  • Discussion

    cadence orcad 16.3 error

    Category: PCB Design

    By insyspower

    •

    updated over 12 years ago by insyspower

    4 replies • 15775 views
  • Discussion

    How to connect vias to specific layers

    Category: PCB Design

    By tmd63

    •

    updated over 12 years ago by Mike Veal

    9 replies • 21893 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information