• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
    • 4
      oldmouldy
      oldmouldy 45 Points
    • 5
      steve
      steve 40 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,763 Points
    • 2
      oldmouldy
      oldmouldy 10,985 Points
    • 3
      eDave
      eDave 7,536 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,068 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    REG:SAME NET VIA PARTIAL CONNECT

    Category: PCB Design

    By girish

    •

    updated over 12 years ago by Robert Finley

    4 replies • 2622 views
  • Discussion

    Options tab gone from side PCB editor

    Category: PCB Design

    By FrancisFogarty

    •

    updated over 12 years ago by Robert Finley

    3 replies • 18777 views
  • Discussion

    capture 16.5 crashing

    Category: PCB Design

    By billkavid

    •

    started over 12 years ago

    0 replies • 13024 views
  • Discussion

    Capture schematic footprint viewer

    Category: PCB Design

    By Carvey

    •

    updated over 12 years ago by Carvey

    2 replies • 14423 views
  • Discussion

    Static shapes not displaying solid.

    Category: PCB Design

    By tmd63

    •

    updated over 12 years ago by steve

    3 replies • 17177 views
  • Discussion

    Expanding status bar in Allegro 16.3/16.5

    Category: PCB Design

    By phandinh1508

    •

    updated over 12 years ago by oldmouldy

    1 replies • 685 views
  • Discussion

    ERROR(ORPSIM-15142)

    Category: PCB Design

    By Hussein82

    •

    updated over 12 years ago by Neha

    1 replies • 4107 views
  • Discussion

    Standard Bill of Materials (CIS 16.6)

    Category: PCB Design

    By Adobo

    •

    updated over 12 years ago by Adobo

    2 replies • 15807 views
  • Discussion

    Manual ECO in PCB Designer 16.6?

    Category: PCB Design

    By Oddion

    •

    updated over 12 years ago by redwire

    1 replies • 13559 views
  • Discussion

    brd2odb Error translating input.

    Category: PCB Design

    By abcdef123

    •

    updated over 12 years ago by clarkage

    1 replies • 14048 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information