• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    DRC reports error, when there is no error

    Category: PCB Design

    By Kabal

    •

    updated over 13 years ago by steve

    1 replies • 14388 views
  • Discussion

    Amazing problem while generating BOM

    Category: PCB Design

    By sunscocool

    •

    updated over 13 years ago by sunscocool

    8 replies • 20577 views
  • Discussion

    DRC does not check for Thru via to Thru via space of a same net

    Category: PCB Design

    By Kabal

    •

    updated over 13 years ago by Kabal

    2 replies • 16636 views
  • Discussion

    Rotating blocks of pins

    Category: Allegro X APD

    By aCraig

    •

    updated over 13 years ago by aCraig

    2 replies • 16804 views
  • Discussion

    BLF1822-10

    Category: PCB Design

    By TLIG

    •

    updated over 13 years ago by ScottCad

    2 replies • 14022 views
  • Discussion

    Orcad Layout - Create gerber files to PCB prototyping

    Category: PCB Design

    By Nuno Dias

    •

    updated over 13 years ago by tltoth

    1 replies • 2727 views
  • Discussion

    SLPS Interface

    Category: PCB Design

    By Shaikh

    •

    updated over 13 years ago by TLIG

    6 replies • 18514 views
  • Discussion

    Die height in stacked die

    Category: Allegro X APD

    By design58

    •

    updated over 13 years ago by Tyler

    1 replies • 16486 views
  • Discussion

    Save all pads from open symbol into new folder

    Category: PCB Design

    By TAyres

    •

    updated over 13 years ago by TAyres

    2 replies • 14487 views
  • Discussion

    PSpice A/D accuracy in V16.3?

    Category: PCB Design

    By makeit

    •

    updated over 13 years ago by makeit

    2 replies • 1443 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information