• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    SMT Pad on internal layers

    Category: PCB Design

    By budnoel

    •

    updated over 14 years ago by budnoel

    2 replies • 15438 views
  • Discussion

    PCB Editor 16.5 Net Spacing Report

    Category: PCB Design

    By comet

    •

    started over 14 years ago

    0 replies • 13567 views
  • Discussion

    axlDeleteObject can't delete Etch Shape

    Category: Allegro X PCB Editor

    By leonlee

    •

    updated over 14 years ago by leonlee

    2 replies • 2484 views
  • Discussion

    Error: Padstacks missing thermal/antipad definitions?

    Category: PCB Design

    By bnaden

    •

    updated over 14 years ago by bnaden

    3 replies • 4112 views
  • Discussion

    problem in pspice

    Category: PCB Design

    By hunterops

    •

    updated over 14 years ago by hunterops

    2 replies • 14030 views
  • Discussion

    Shape to Route Keepin Spacing

    Category: PCB Design

    By melview1

    •

    updated over 14 years ago by Boma

    7 replies • 28299 views
  • Discussion

    Component area report by part

    Category: PCB Design

    By Boma

    •

    started over 14 years ago

    0 replies • 13884 views
  • Discussion

    ERROR 16.5

    Category: PCB Design

    By dtnbk

    •

    updated over 14 years ago by oldmouldy

    1 replies • 15484 views
  • Discussion

    Error with ORCAD 16.5

    Category: PCB Design

    By James P

    •

    updated over 14 years ago by James P

    10 replies • 22987 views
  • Discussion

    Errors on resistors

    Category: PCB Design

    By SeriousTyro

    •

    started over 14 years ago

    0 replies • 13482 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information