• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 51 Points
    • 2
      steve
      steve 40 Points
    • 3
      Robert Finley
      Robert Finley 30 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 25 Points
    • 5
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,236 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How do I attach a SV interface to verilog modules?

    Category: PCB Design

    By JackieP

    •

    started over 14 years ago

    0 replies • 12750 views
  • Discussion

    Add signal name to PWR and GND symbols --- Design Entry HDL 16.5

    Category: PCB Design

    By KoolKat

    •

    updated over 14 years ago by Jerry GenPart

    3 replies • 2367 views
  • Discussion

    how to z copy routes in allegro

    Category: PCB Design

    By sunny25

    •

    updated over 14 years ago by mcatramb91

    4 replies • 17772 views
  • Discussion

    Getting FQN of the current board file

    Category: Allegro X PCB Editor

    By PatrickEscher

    •

    updated over 14 years ago by PatrickEscher

    3 replies • 13937 views
  • Discussion

    Getting path for loaded skill file

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 14 years ago by Ejlersen

    6 replies • 18315 views
  • Discussion

    Routing net length in Cadence 16.2

    Category: PCB Design

    By BKoersel

    •

    updated over 14 years ago by redwire

    2 replies • 13263 views
  • Discussion

    How do I cut a rectangular slot in my PCB (rounded corners ok)

    Category: PCB Design

    By DrLightning

    •

    updated over 14 years ago by KEN13

    2 replies • 15184 views
  • Discussion

    Mechanical pad

    Category: PCB Design

    By RiskCord

    •

    updated over 14 years ago by RiskCord

    4 replies • 14879 views
  • Discussion

    valor check result error help

    Category: PCB Design

    By purikku22

    •

    updated over 14 years ago by purikku22

    2 replies • 14983 views
  • Discussion

    PSpice question

    Category: PCB Design

    By dkrzy

    •

    updated over 14 years ago by Radio Stanice

    4 replies • 14173 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information