• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Using Do files for auto router Locked

    14719 views
    1 reply
    Latest over 12 years ago
    by oldmouldy
  • Discussion

    Help to add a menu item before a separator Locked

    15338 views
    2 replies
    Latest over 12 years ago
    by EvanShultz
  • Discussion

    how to plate the edge drill Locked

    17403 views
    6 replies
    Latest over 12 years ago
    by newstyle
  • Discussion

    OrCAD Capture Pinswapping Issues Locked

    14745 views
    0 replies
    Started over 12 years ago
    by iWaldo
  • Discussion

    OrCAD netlisting error "Multiple pin 4's which have different nets connected for U?" Locked

    5906 views
    2 replies
    Latest over 12 years ago
    by chads108
  • Discussion

    Running drc walk skill command

    19740 views
    9 replies
    Latest over 12 years ago
    by Alberto C
  • Discussion

    Export a mechanical symbol from capture to PCB Editor Locked

    16780 views
    3 replies
    Latest over 12 years ago
    by steve
  • Discussion

    Can I correct a misspelled component name while in Allegro Edtor? Locked

    14241 views
    1 reply
    Latest over 12 years ago
    by KEN13
  • Discussion

    TCL/TK utilities Locked

    1641 views
    1 reply
    Latest over 12 years ago
    by oldmouldy
  • Discussion

    How to reduce the file size of .brd and/or remove unused embedded symbols Locked

    4169 views
    4 replies
    Latest over 12 years ago
    by Yannick74
  • Discussion

    Get the hierarchical design reference and display it in the page instance Locked

    14199 views
    2 replies
    Latest over 12 years ago
    by Yannick74
  • Discussion

    missing fillet report

    13908 views
    0 replies
    Started over 12 years ago
    by seyerfred
  • Discussion

    Using existing .brd for template. Locked

    14726 views
    2 replies
    Latest over 12 years ago
    by Robert Finley
  • Discussion

    concept HDL create discrete component Locked

    15483 views
    3 replies
    Latest over 12 years ago
    by Jerry GenPart
  • Discussion

    Can't generate netlist for pcb editor (allegro 16.0) Locked

    15865 views
    25 replies
    Latest over 12 years ago
    by ScottCad
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information