• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Defining first padstack for Cypress CY7C1564XV18 FBGA Locked

    13364 views
    1 reply
    Latest over 12 years ago
    by kabalee
  • Discussion

    what is the use of Figures ?? Locked

    13483 views
    2 replies
    Latest over 12 years ago
    by kabalee
  • Discussion

    Padstack layers connected - not sure why Locked

    367 views
    0 replies
    Started over 12 years ago
    by TAyres
  • Discussion

    unknown problem during pcb generation Locked

    14204 views
    5 replies
    Latest over 12 years ago
    by steve
  • Discussion

    Using custom footprint ... not messing with the instalation Locked

    17194 views
    5 replies
    Latest over 12 years ago
    by BillZ
  • Discussion

    Changes not saved, cannot update the env file (check permissions of file and its directory): env Locked

    17176 views
    1 reply
    Latest over 12 years ago
    by steve
  • Discussion

    footprint script fail Locked

    13766 views
    3 replies
    Latest over 12 years ago
    by eDave
  • Discussion

    when running a simulation MUST the IC circuit have a ground (ex, independent current source, no ground) Locked

    14331 views
    1 reply
    Latest over 12 years ago
    by Alok Tripathi
  • Discussion

    PCB Designer paths not set Locked

    13521 views
    1 reply
    Latest over 12 years ago
    by TAyres
  • Discussion

    Text not showing up in Gerbers after artwork generation Locked

    16666 views
    5 replies
    Latest over 12 years ago
    by mcatramb91
  • Discussion

    how can I define the ESR value to an inductor? Locked

    17284 views
    4 replies
    Latest over 12 years ago
    by Alok Tripathi
  • Discussion

    Placing the padstacks as per the pin location entered in Text file

    17847 views
    8 replies
    Latest over 12 years ago
    by Arun Koyyan
  • Discussion

    SPECCTRA quit unexpectedly with an exit code of 3 Locked

    17493 views
    5 replies
    Latest over 12 years ago
    by BillZ
  • Discussion

    problems managing models with subcircuits and duplicate named parts Locked

    16177 views
    3 replies
    Latest over 12 years ago
    by DeanS
  • Discussion

    Viewing pcb footprint in schematic capture Locked

    13072 views
    1 reply
    Latest over 12 years ago
    by steve
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information