• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    How to turn via merging off Locked

    14834 views
    2 replies
    Latest over 7 years ago
    by mcatramb91
  • Discussion

    Changing x-value of a signal and/or handle signals with multiple outputs Locked

    2998 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Dynamic Shape loses connectivity after stretch Locked

    20075 views
    13 replies
    Latest over 7 years ago
    by Leron
  • Discussion

    nthelem( list ) vs cadr( list ) Locked

    17587 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    BGA Generating Footprint With both blind and thru fanout Locked

    14120 views
    2 replies
    Latest over 7 years ago
    by Sagetech
  • Discussion

    PSS not completing in post extraction design Locked

    17433 views
    4 replies
    Latest over 7 years ago
    by Dimitra Papazoglou
  • Discussion

    flattening a cell Locked

    15775 views
    2 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    How to do "multiplication" in freq. domain with provided noise data file? Locked

    3429 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Performance of BSIM-CMG 110.0.0 FinFET SPICE model in spectre simulator Locked

    15008 views
    1 reply
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    pp output of `case' expression in procedure definition changes after the procedure is run Locked

    4096 views
    6 replies
    Latest over 7 years ago
    by Andrew Beckett
  • Discussion

    Shift-F assigned to hiZoomAbsoluteScale(getCurrentWindow() 1.0) Locked

    2876 views
    2 replies
    Latest over 7 years ago
    by dastraight
  • Discussion

    How to flip PCB? Locked

    21364 views
    4 replies
    Latest over 7 years ago
    by Vic Tor
  • Discussion

    Setting different DRC Colors according to their Properties?

    14458 views
    2 replies
    Latest over 7 years ago
    by Mbryan
  • Discussion

    Verilog-a implementation of TFET Locked

    14727 views
    0 replies
    Started over 7 years ago
    by archity
  • Discussion

    axlMapInstTermToNet() and DSPF view Locked

    16006 views
    3 replies
    Latest over 7 years ago
    by Andrew Beckett
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information