• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. LC Oscillator - Cadence

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 63
  • Views 7670
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

LC Oscillator - Cadence

rsrk
rsrk over 13 years ago

 Hi

This is could be quite obvious to many of you. Still ...

When I tried to simulate ideal LC oscillator with initial conditions(voltage across the capacitor) using cadence tools ... I realised that output voltage is decaying as time progresses. I mean ... without any series resistance across either capacitor and/or inductor how could I expect output voltage to decay ??

Secondly ... though output voltage is oscillating, I expect voltage across the capacitor, at t=0, to be the one I imposed ... rather in transient analysis I am observing it to be zero. I wanted to be clear as I need to work phase differences.

Could someone throw light on it.

Regards
SRK

  • Cancel
Parents
  • rsrk
    rsrk over 13 years ago

    Hi Andrew,

     Thanks for your response.
    I am trying to simulate an LC oscillator(image is attached along), both capacitor and inductor are taken from analogLib, with L = 1nH and C = 1pF, with initial condition - forced in "object properties" window - of the capacitor to be 1V.  They are ideal with no series resistance.


    When I did transient analysis simulations for 100ns, I realised that output voltage across the capacitor decayed to ZERO voltage.

    Please revert if I am not clear.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • rsrk
    rsrk over 13 years ago

    Hi Andrew,

     Thanks for your response.
    I am trying to simulate an LC oscillator(image is attached along), both capacitor and inductor are taken from analogLib, with L = 1nH and C = 1pF, with initial condition - forced in "object properties" window - of the capacitor to be 1V.  They are ideal with no series resistance.


    When I did transient analysis simulations for 100ns, I realised that output voltage across the capacitor decayed to ZERO voltage.

    Please revert if I am not clear.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information