• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design
  3. Inserting a blind and a buried via???

Stats

  • Locked Locked
  • Replies 20
  • Subscribers 166
  • Views 26660
  • Members are here 0
More Content
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Inserting a blind and a buried via???

archive
archive over 17 years ago

Hi all,
          I am using a 8 layer board and I have to incorporate some BGA packages(Processor, DDRII). The issue is, i have to fan out the processor in the third layer and DDRII in the 5th layer supopose, do I have to use burried via or blind via?
          I don't know how to use them, can any one guide me through this.


Thanks and regards
Niraj


Originally posted in cdnusers.org by nforniraj
  • Cancel
Parents
  • Whoviac
    Whoviac over 14 years ago

     Can you place a via on top of another pin pad? I have 2 seperate pin pad rows around the edge of my layout: one row is on the top layer and one row is on the bottom layer. The problem is that I have to make these top and bottom rows  present on the surface only, because if they become multilayer, they will overlap. Using a smaller via I was hoping to make internal layer connections to these top and bottom rows by placing a smaller via on each of the larger surface only pads. This way I can connect these top and bottom surface rows directly to internal layers without them overlapping. Can a mask be generated properly using this method?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Whoviac
    Whoviac over 14 years ago

     Can you place a via on top of another pin pad? I have 2 seperate pin pad rows around the edge of my layout: one row is on the top layer and one row is on the bottom layer. The problem is that I have to make these top and bottom rows  present on the surface only, because if they become multilayer, they will overlap. Using a smaller via I was hoping to make internal layer connections to these top and bottom rows by placing a smaller via on each of the larger surface only pads. This way I can connect these top and bottom surface rows directly to internal layers without them overlapping. Can a mask be generated properly using this method?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information