I wonder if others have solutions for reading netlists containing "SEQGEN" generic registers into LEC? If I read an RTL design into "another synthesis tool" and write out the netlist before technology mapping, the registers are implemented with these generic flip-flops.
Any tricks to deal with this? Is there a SEQGEN Verilog model available, for example? I know I could run mapping in the synthesis tool, but then you're not strictly verifying the pre-mapping netlist.
HiI don't see SEQGEN defined in gtech.v. It's probably relatively easy to define that cell though, if you know the ports and the behaviour.Why do you want to read that netlist in though?Cheers,Chrystian
I could hunt down the spec for SEQGEN and model it myself. Was hoping someone had done it before. :-)
I want to read this pre-techonology-mapping netlist because Conformal is having trouble to verify RTL vs. the final netlist, and I want to try to make it easier by verifying the first netlist I can dump out of the synthesis tool.