• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Breakfast Bytes
  3. CDNLive Boston Preview
Paul McLellan
Paul McLellan

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNLive
Power Integrity
cdnlive boston
Boston
Signal Integrity
Breakfast Bytes

CDNLive Boston Preview

1 Aug 2016 • 2 minute read

CDNLive logoThe full agenda for CDNLive Boston is now available. This is really "East Coast" CDNLive since it is the only CDNLive in the US outside of Silicon Valley. I've not been before, but I understand that people from places like Atlanta and Florida attend, not just New Englanders. The event takes place on August 31 at the Marriott in Burlington, the one near Boston, not the one in Vermont (sorry GF and IBM engineers).

The day opens with three keynotes:

  • Daryn Lau, Corporate VP and GM—Research & Development, Cadence
  • Paul Cunningham, VP Research & Development for the Digital and Signoff Group, Cadence
  • Dr. William Chappell, Director, Microsystems Technology Office

CDNLive presentationThe rest of the day is divided up into eight parallel tracks:

  • Custom IC / Analog Design
  • SI, PI, and Simulation
  • System Verification: SoC and HW/SW
  • System Verification: IP and Subsystem
  • PCB and IC Packaging
  • In-Design and Signoff Verification
  • Digital Flow
  • Special Topics

The presentations on these tracks are mostly by Cadence customers, with some Cadence presentations sprinkled into the mix. There are presentations by TSMC, Analog Devices, MathWorks, eSilicon, Oracle, Whirlpool, Cavium, Rambus, GLOBALFOUNDRIES, MIT, and more.

The last two sessions of the SI/PI and Simulation track are actually a single session, a panel session moderated by me in which industry experts talk about signal and power integrity issues. The panelists are:

  • Istvan Novak—Senior Principal Engineer at Oracle
  • Kevin Roselle—Senior Staff Engineer at Qualcomm
  • Stephen Scearce—Senior Manager of High-Speed Design at Cisco
  • Dale Becker—Chief Electronics Packaging Engineer at IBM
  • Ken Willis—Product Engineering Director of High-Speed Analysis Products at Cadence

These guys are designing some of the toughest systems in the world, so come along and pick their brains. Each of them will make a short presentation and then they will be open for Q&A. So bring your hardest questions and get all the benefits of their experience.

The day wraps up with a reception, designer expo, and best paper awards from 5:00pm to 6.30pm.

Burlington MarriottThere is a discounted room rate of $189 per night at the Marriott but to get that rate you must call the hotel directly on (781) 229-6565 by August 5 (not that far away, so don't delay). Get the full details on CDNLive Boston, including a link for registration.

Next: Smartphones: Linley's Annual Review

Previous: Nokia's Rise and Fall...And Maybe Rise Again