Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
Dream Chip is a company based in Germany just outside Hannover. Martin Zeller presented at CDNLive Silicon Valley on A New Computer Vision Processor Chip Design for Automotive ADAS CNN Applications in 22nm FDSOI. That title is long enough already, but you also need to unpack the acronyms. ADAS is advanced driver assistance system, basically a stepping-stone on the way to fully autonomous driving. CNNs are convolutional neural networks, which is the modern way that vision processing is done for recognizing things like traffic signs and pedestrians. FDSOI, usually written FD-SOI, is fully-depleted silicon-on-insulator, which is an alternative technology for FinFET, originally developed by ST Microelectronics at 28nm, and then licensed to both Samsung and GLOBALFOUNDRIES. GLOBALFOUNDRIES took it to 22nm and have a family of processes that they call 22FDX.
(Dream Chip also presented at CDNLive EMEA in Munich earlier this week, but this post is based on the Silicon Valley edition.)
Given all that, Dream Chip sounds like a startup that is making chips for the fast-growing automotive market, but in fact they are 25 years old, (although only called Dream Chip since 2010 when they became independent from Silicon Image). One area they focus on is image processing for automotive, which sounds much more impressive in German: Bildverarbeitung für Fahrerassistenzsysteme.
The chip that they have designed is a proof-of-concept and is not intended for volume production. It processes the raw input from four cameras, performs calculations, and produces an output for display. It can be used for a number of applications:
The diagram above shows how the functionality is divided up. A53 is an ARM® Cortex™-A53, VP6 are multiple Tensilica Vision P6 cores, and HW are blocks designed at the RTL level. The verification is done using either full models of the processors, or replacing them with fast models so that a lot of code can be run fast to exercise the rest of the system (and debug the code).
The chip is designed with a fairly traditional Cadence flow. I won't go into the details, but instead I will focus on one area that is different in automotive: ASIL-C. This is "automotive safety integrity level C", which covers how faults are handled. On the chip there is a separate safety processor unit, or SPU. ASIL-C requires that the system can:
The above diagram shows how this is all implemented on the DreamChip system. White is an area of the chip that has no safety requirements, and problems will not be detected. Yellow is the part of the chip with BIST, parity, ECC and other error detection built in. BIST is run every 250ms so there is no guarantee that problems in the yellow areas will be detected faster than this (although some things like parity are faster). The safety island is orange. It contains watchdogs that check that voltage is in range, the processors are running normally, and so on. Errors in the orange blocks themselves are guaranteed to be detected fast, but the processor may not be safe after detecting an issue.
The red area is the inner sanctum. It is a very small part of the logic, but it contains everything in triplicate with majority voting. It is expected to be able to absorb any single event upset (which would affect only one of the triply redundant circuits). The red block is correct in one respect, it is only a very small part of the design. But it is incorrect in that it looks like all the logic is grouped in a single block. Actually, the triply redundant blocks are spread around physically to minimize the chance that a problem could affect more than one of the sub-blocks. The safety processor is configured with fuses to select how it responds to errors. The chip is ready for ISO 26262 certification but that will take another six to nine months of paperwork.
The characteristics of the chip are:
There are plans for the future:
Here is the demo vehicle, with 4 GoPros as the cameras: