• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Breakfast Bytes
  3. CadenceLIVE India 2021: Ten Reasons to Attend
Paul McLellan
Paul McLellan

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
cadencelive
cadencelive india

CadenceLIVE India 2021: Ten Reasons to Attend

30 Aug 2021 • 5 minute read

 cadencelive india badgeOn September 7 and 8, it is CadenceLIVE India. It will be a digital event. Let me give you a preview of what is coming up and some reasons to attend. As usual, there are keynotes, technical updates, presentations mainly by customers, an expo...and even giveaways.

 lib-bu tan caracature1. Lip-Bu Tan's Keynote

Lip-Bu Tan, Cadence's CEO, will open the conference at 10:00am with a keynote titled Fueling the Silicon Renaissance.

The electronics industry renaissance continues to drive change and growth in semiconductor design. With the increasing influence of hyperscalers comes a restructuring of the ecosystem as they drive priorities for process nodes, packaging, PCBs, and complete systems. Productivity designing software for intelligent systems is an increasingly important bottleneck. Data analytics are at vanguard of this wave of change, and Cadence is a key enabler of the technologies fueling the innovation.

By the way, you have to watch Lip-Bu's keynote live, like all our keynotes. It will not be available for replay afterward.

2. Invited Keynote: Qualcomm

Srini Maddali, VP Technology at Qualcomm will give a keynote Emerging Frontiers in High Performance SoC Design immediately following Lip-Bu on the first day.

 Srini joined Qualcomm in 2003, leading Memory Controller development and later moved to SoC development. During his tenure he has led multiple MSM, MDM, IoT, compute, and auto chip development teams, successfully productized 30+ chips, and multiple chipsets. Currently, Srini is site lead for India HW teams in Bangalore, Noida, and Hyderabad. He holds a bachelor's degree in physics and electronics from Nagarjuna University in India and a master's degree in electronics from a Regional Engineering College in India.

The semiconductor industry has been driving hand-in-hand the growth of the electronics industry for over 60 years. Cell phones had already created the working attitude of “business on the go”, especially in the business community, but consumers were also closely following in the adoption of mobile devices. Meanwhile, the size of the electronics inside a cell phone kept on reducing, driven by Moore’s Law. Scaling targets have driven the industry toward a number of major technological innovations, including material and process changes such as high-κ gate dielectrics and strain enhancement, and in the near future, new structures such as Gate All-Around (GAA), alternate high-mobility channel materials, and new 3D integration schemes allowing heterogeneous stacking/integration.

 3. Anirudh Devgan's Keynote

Anirudh Devgan, Cadence's president and next CEO, will give his keynote to open the second day, also at 10:00am, titled Accelerating System Design and Analysis .

Successful design of high-performance electronic systems demands a level of system engineering previously seen only for rocket science and theoretical physics. Engineers are striving for optimal capabilities while squeezing margins for cost, size, power, and other factors. Incorporating intelligence requires another level of control theory beyond. To achieve desired results requires a new approach of Intelligent System Design encompassing semiconductor, electrical, mechanical, and thermal effects. Hear about the latest innovations from Cadence that achieve results and enable higher quality design with the industry’s best designer productivity.

4. Invited Keynote: Google

Following Anirudh's keynote on the second day another invited keynote by Google's Partha Ranganathan. Partha is a VP and Technical Fellow at Google where he is the area technical lead for hardware and data centers, designing systems at scale. Prior to this, he was a HP Fellow and Chief Technologist at Hewlett Packard Labs where he led their research on systems and data centers. He has been named a top-15 enterprise technology rock star by Business Insider, one of the top 35 young innovators in the world by MIT Tech Review, and is a recipient of the ACM SIGARCH Maurice Wilkes award, Rice University's Outstanding Young Engineering Alumni Award, and the IIT Madras distinguished alumni award.

google's partha ranganathanDr Ranganathan's keynote is titled May I Have More Moore, Please? Thinking Outside the Traditional Hardware Box.

Growing volumes of data, smarter edge devices, and new, diverse workloads are causing demand for computing to grow at phenomenal rates. At the same time, Moore's law is slowing down, stressing traditional assumptions around cheaper and faster systems every year. How do you respond to the current opportunities, exponentially increasing compute capacity at a fixed cost? Specifically, we will discuss the innovations and trends shaping the future computing landscape—more “out-of-the-box” designs that consider the entire data center as a computer for custom silicon and software-defined infrastructure, and broader open innovation ecosystems.  

5. Cadence Technology Updates

  • Digital Design by Vinay Patwardhan and Rob Knoth
  • Custom and Analog Design: Implementation by Yuval Shay
  • Custom and Analog Design: Verification by Steven Lewis
  • System Design and Verification by Yogesh Goel
  • PCB and System Design and Analysis by Saugat Sen

6. Technical Tracks

  1. 5G/RF
  2. Cloud
  3. Computational Fluid Dynamics
  4. Custom and Analog Design: Implementation
  5. Custom and Analog Design: Verification
  6. Digital Front-End Design
  7. Digital Implementation
  8. Digital Signoff
  9. IP
  10. IP/Subsystem Verification: Performance and Smart Bug Hunting
  11. PCB and System Design and Analysis
  12. SoC Verification: Advanced Verification Methodology
  13. System Design and Verification: Emulation and Prototyping
  14. System Design and Verification: Flows

There is a full detailed agenda of all the sessions and titles.

7. Designer Expo

 There is a "lunch" break each day from 12:45pm to 2:00pm when the designer expo will be open. Of course, unfortunately, we can't provide you with actual lunch. But come and meet with:

  • Arm
  • GlobalFoundries
  • TSMC
  • ClioSoft
  • UMC
  • Altair
  • AWS
  • Doulos
  • Google Cloud
  • Green Hills Software
  • HCL
  • imec
  • OpenFive
  • Sarcina
  • Sigasi
  • Alten Calsoft Labs
  • Entuple
  • EMA-SunStream
  • FabCI
  • FTD Automation
  • IC Manage
  • ICON
  • L&T Technology Services
  • M31 Technology
  • Magwel
  • Mobiveil

And, of course, Cadence. We will have "booths" for:

  • Digital Full Flow
  • Custom/Analog/RF
  • Design IP
  • System Design and Analysis
  • Verification
  • Automotive
  • Cloud
  • Tensilica
  • Computational Fluid Dynamics (CFD)
  • Learning and Support
  • Customer Training
  • Cadence Academic Network

8. Giveaways

Yes, there are giveaways. You get points for things like attending the expo, filling in your survey forms, and downloading content.

Reach 2,000 points and you win a  Portronics Paddie, a portable and foldable mobile and tablet holder.

At 2,500 points, you'll also receive a Borosil travel mug. Over 5,000 points, it's a Portronics Brillo II lamp with wireless charging.

9. Watch Jaswinder Ahuja Give His Personal Preview and Invitation

10. Learn More and Register

See the CadenceLIVE India page which also has links to more detailed pages, and to register. Or just click below:

 

Sign up for Sunday Brunch, the weekly Breakfast Bytes email.

.