• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Breakfast Bytes
  3. CDNLive: It's Only Two Weeks Away
Paul McLellan
Paul McLellan

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
packaging
CDNLive
custom design
Power Integrity
Mixed-Signal
Tensilica
Signal Integrity
Qualcomm
Digital Implementation
PCB design
front end design
signoff
GlobalFoundries
CDNLive Silicon Valley
power
System Verification

CDNLive: It's Only Two Weeks Away

24 Mar 2016 • 1 minute read

cdnlive In two weeks time (or a fortnight as we say in Britain) is CDNLive Silicon Valley: April 5-6 in the Santa Clara Convention Center. While there are some presentations by Cadence employees, the buik of the presentations are by real users of Cadence tools about their experiences. Even the Cadence presentations have a heavy technical content. Nobody comes to an event like this to listen to marketing.

Outside of the keynotes, the first day is divided into ten different tracks running in parallel. On the second day, two more tracks are added. The tracks are:

  1. Front-end design
  2. Digital implementation / advanced node
  3. Signoff
  4. Custom / advanced node
  5. System verification—IP and subsystem
  6. System verification—SoC and hardware/software
  7. Mixed-signal design
  8. PCB design
  9. Tensilica processors
  10. IC packaging, signal integrity, and power integrity
  11. Design IP (Wednesday only)
  12. Academic (Wednesday only)

Here are a few presentations that caught my eye, to show you the range of what is available:

  • Routing at 10nm – It Is Challenging but Achievable with Collaboration (ARM)
  • Electrically Aware Design Methodology in GLOBALFOUNDRIES 22nm FDSOI Technology (GLOBALFOUNDRIES)
  • Cadence Fully Certified A53 Quad-Core Reference Flow for Samsung Foundry 14LPP Process (Samsung)
  • SerDes 101 for SoC Designers (Broadcom)
  • Teaching the Largest-Ever Graduate-Level Physical Design Class: the Challenges and the Fun (Georgia Institute of Technology)
  • Emulation Productivity: Beyond the Specs (AMD)

On the first day from 10:30am to 12:30pm are the keynotes. They are:

  • Lip-Bu Tan, CEO, Cadence
  • Steve Mollenkopf, CEO, Qualcomm
  • Sanjay Jha, CEO, GLOBALFOUNDRIES
  • Tom Beckley, Senior VPand GM, Custom IC and PCB Group, Cadence

At the end of the first day, Tuesday, there is a reception. There is also an expo open during the lunch on the first day and during the evening reception. There are a couple of dozen companies that form an ecosystem around the Cadence tools, everyone from foundries, to MathWorks, design management, photonics, and more. During lunch on the second day, Wednesday, there are opportunities to sit at tables with Cadence engineers who can dive as deep as you want into technical details of the products—after all, they wrote the code.

I will be there and will write up some of what gets presented. But with ten parallel tracks I can only cover a small fraction of what is available.

Take a look at the full detailed agenda or can register for CDNLive now!