• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Breakfast Bytes
  • :
  • Jasper User Group Preview

Breakfast Bytes Blogs

  • Subscriptions

    Never miss a story from Breakfast Bytes. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Computational Fluid Dynamics
  • CFD(数値流体力学)
  • 中文技术专区
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • In-Design Analysis
    • In-Design Analysis
    • Electromagnetic Analysis
    • Thermal Analysis
    • Signal and Power Integrity Analysis
    • RF/Microwave Design and Analysis
  • Life at Cadence
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Solutions
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • The India Circuit
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles
Paul McLellan
Paul McLellan
2 Nov 2021

Jasper User Group Preview

 old jasper logoI have been going to the Jasper User Group for years. Before Cadence acquired Jasper, I worked for Semiwiki and Jasper was one of the accounts I covered. So I would make the annual trek to Cupertino, before it moved to the Cadence auditorium, before it went online. This year's Jasper User Group will take place on November 10 and 11. Yes, it's a digital event.

Agenda

All times are Pacific (California). If you don't have time to watch everything, don't miss Ziyad's presentation (the first one), nor Habeeb's (the last one). These will tell you as much as we dare about the current state of Jasper technology and what you can expect.

November 10

8:15am to 9:15am: State of the Union, Ziyad Hannah, Cadence

9:15am to 10:00am: Datapath Formal Verification 101: Technology + Technique, Disha Puri, Intel

10:00am to 10:45am: Taming the Beast: Case-Study of Anti-Complexity Techniques for Scalable Formal Verification, Vikram Khosa, Arm

11:00am to 12:00pm: Demos

12:15pm to 1:00pm: Identifying Lint Amongst a Cacophony of Noise: A Broad Deployment of Superlint, Jim Kasak, HPE

1:00pm to 1:45pm: Metastability-Aware Formal Verification: A Novel Paradigm in Comprehensive CDC Signoff, Hao Chen, Intel

1:45pm to 2:30pm: AXI Protocol Verification with Assertion-Based VIP for FPGA Teams, Philip Gutierrez, IBM

November 11

8:30am to 9:15am:  KEYNOTE: Inject Formal Into Your Company's DNA, Erik Seligman, Cadence

9:15am to 10:00am: Formal DV Signoff for Digital IPs, Parthasarathy Ramesh, Texas Instruments

10:00am to 10:45am: Verifying Sequential ECCs Used in Safety-Critical Designs with Formal, Aman Kumar, Infineon

11:00am to 12pm: Demos

12:15pm to 1:00pm: Finding Deeply Sequential Residual State Bugs, Anmol Sondhi, Amazon

1:00pm to 1:45pm: Human-Guided Proof Closure, David Gilday, Arm

1:45pm to 2:30pm: Jasper Technology Update, Habeeb Farah, Cadence

jasper user group banner

Pre-Game

As we did last year, we will be hosting an introductory Jasper webinar prior to the User Group on November 8. The webinar will provide attendees with an overview of Jasper that will enable them to get the most out of Jasper Users Group 2021.

  • jasper user group badge

    Introduction to Formal Verification and Jasper Technology
  • Common Formal Usage Models and Related Apps
  • Formal Complexity Basics
  • Formal Signoff Methodology

Learn More

You can see the detailed agenda, including bios for the presenters.

Or look at the Jasper User Group event page, including a link for registration.

 

Sign up for Sunday Brunch, the weekly Breakfast Bytes email.

Tags:
  • Jasper User Group |
  • JUG |
  • formal |
  • JasperGold |
  • verification |