Are You Wondering What Logic Synthesis is and How to Deal with its Complex Process? Relax!

19 Oct 2021 • 3 minute read

Are you a beginner in the synthesis world? Are you looking for the basic concept of logic synthesis and a solution to address the design synthesis?

Relax! We can help you sail through it smoothly!

Let's first start with the basic concept.

Have you ever wondered why you need to do design optimization instead of simply using the gate-level netlist?

Because the goal of design optimization is to have the best combination of minimizing the area and power of your design while maximizing the performance.

There are various stages of design development, starting with RTL until it reaches the final tape out.

Once you have functionally verified RTL, it's time to optimize/synthesize the design so that you pass on the optimized netlist to the place and route team.

Take a tour of the below video to explore more details about the logic synthesis concept:

What is Logic Synthesis

Do you also want to differentiate between good and bad synthesis? It all depends upon what your final requirement is. Are you looking for optimizing area or timing, or power? In today's world, we need everything! Isn't it?

And that makes the design synthesis process challenging and complex.

Do you want to quickly produce accurate functional models with high predictability in reports regarding the manufactured device's final PPA (Power-Performance-Area) values?

If the answer to these questions is yes, it's time to introduce yourself to our tool for synthesis, Genus Synthesis Solution.

The ultimate goal of the Cadence^® Genus Synthesis Solution is very simple: deliver the best possible productivity during register-transfer-level (RTL) design and the highest quality of results (QoR) in the final implementation.

All you need to do is provide the RTL code in HDL (Hardware Description Language), the timing libraries in Liberty format, and the timing constraints of the design as inputs for the Logic Synthesis. And Genus will produce a gate-level netlist in HDL as an output quickly and efficiently, following the different stages of synthesis.

The main stages of synthesis with Genus Synthesis Solution are:

Generic synthesis
Technology mapping
Incremental optimization.

Are you interested in deep diving into further details of these synthesis stages?

Find the answers to your queries with the help of the video:

What Happens During Various Stages of Synthesis

But this is not the end of the story!

Genus Synthesis Solution has faster synthesis turnaround times and scales linearly beyond 10M instances.

It further supports advanced features to address power optimization (Joules), Physical Synthesis (iSpatial), Scan Insertion/DFT (Modus), etc.

It interfaces well with several tools like Innovus Implementation System, Conformal Equivalence Checker, Conformal Low Power, Tempus Timing Signoff Solution, etc.

Excited to explore the advanced features of Genus?

Refer to the whole video library at the support portal:

http://support.cadence.com/TrainingBytes/Genus

Not only this, there are several Genus customer training that focusses on specific topics in-depth learning:

Genus Synthesis Solution with Stylus Common UI (cadence.com)

Advanced Synthesis with Genus Stylus Common UI (cadence.com)

Low-Power Synthesis Flow with Genus Stylus Common UI (cadence.com)

Test Synthesis with Genus Stylus Common UI (cadence.com)

Grab your course today!

Note: Please enroll in the corresponding training at the support portal for lab instructions and a downloadable design.

Do You Have Access to the Cadence Support Portal?

If not, follow the steps below to create your account.