• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Analog/Custom Design
  3. Mixed Signal Technology Summit Proceedings Now Availabl…
nizic
nizic

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us
Static timing analysis
mixed-signal seminars
AMS
static analysis
EDI
microcontrollers
ARM Cortex M0
mixed signal design
cadence
Functional Verification
mixed signal methodology
mixed signal solution
Open Access
STA
Verilog-AMS
timing model
FTM
Mixed-Signal
MCUs
encounter
Mixed-Signal Technology Summit
analog behavoral
analog behavioral models
analog/mixed-signal
mixed signal physical implementation open access
model validation
Signal Integrity
Virtuoso
Spectre
Cortex-M0
oa
RNM
mixed signal methodology guide
real number types
Mixed signal physical implementation
behavioral models
mixed signal
OA: OpenAccess
cortex M
mixed-signal design
wreal
real number models
ARM
ARM-Cortex-M
OpenAccess
SPICE
mixed signal implementation
liberty model
simulation
AMS Verification

Mixed Signal Technology Summit Proceedings Now Available

13 Dec 2012 • 5 minute read

In September 2012, Cadence held its second Mixed-Signal Summit in San Jose, California. 150 users attended the Summit. The full day program was packed by user presentations. Strong participation and attendance was yet another confirmation of increased design activities in the mixed-signal area. Attendees used the opportunity to ask questions, share experiences and network.

Dr. Chi-Ping Hsu, Cadence Senior Vice president of R&D, welcomed the participants and opened the event. He pointed to Cadence's strong investment and leadership in mixed-signal solutions.

Prof. Ali Niknejad of the University of California at Berkeley delivered an inspiring academic keynote "Pushing the Frontiers of Silicon: Digital RF, mm-Wave, and THz Communication and Imaging." He shared with the audience his research on RF circuit design and silicon implementation for energy efficient, wider bandwidth communication in the 60 GHz frequency range. In second part of his keynote, he discussed design challenges and techniques for silicon-based, reflection-sensing radar imaging, which could potentially replace today's expensive X-ray Computed Tomography (CT) scanners with much less costly solutions for medical imaging and diagnosis.

Chris Collins, Director of Analog EDA and Design Services at Texas Instruments delivered the industry keynote "Tribulations of Combining Analog and Digital Design." In a very entertaining way, Chris shared some of his experiences in deploying an advanced, productive and scalable flow for mixed-signal design. He stressed the importance of a close relationship and collaboration with Cadence for the success of his projects.

Dr. Monte Mar of Boeing Corp. talked about statistical behavioral modeling for sensitivity analysis of analog circuits in order to make feasibility tradeoffs, and choose more suitable circuit topologies and specifications for practical implementation in a top-down design methodology.

Frank Nothaft and Nishant Shah from Broadcom presented a methodology for validating and maintaining a portfolio of AMS IP behavioral models used in SoC verification. They particularly focused on a high level of automation for checking the equivalency of models with their corresponding circuits through efficient regressions.

Prashanth Aprameyan from Micron Technology focused on a comprehensive mixed-signal verification solution for NAND memory using SPICE/fast-SPICE simulation for verifying performance and IR drop impact, and complementing it with "wreal" type Real Number Modeling for full chip functional verification.

Tim Guglielmo and Subodh Reddy from Maxim Integrated shared their findings on the Schematic Model Generation (SMG) tool they evaluated in early partnership program with Cadence. The tool makes it easier for analog designers to create and verify behavioral models using a schematic environment, rather than writing them in a text editor.

Dinraj Shetty and Joaquin Bartra from Spansion talked about their physical implementation flow. Interoperable on OpenAccess, the flow enables analog and digital layout designers to share and refine floorplans with pre-routes done by a custom router which are honored by digital physical synthesis. Designers can easily take the design back to a custom platform for chip assembly.

Mahesh Tirupattur from Analog Bits, and Kumar Keshavan from Sigrity which is now part of Cadence, jointly presented on IBIS algorithmic modeling (IBIS-AMI) for effective channel simulation, applied to 10 Gbps SerDes.

Jim McCanny and Ben Farhat from Cadence discussed the increased importance of static timing analysis for mixed-signal designs, and presented a methodology for characterizing timing of custom circuits and full chip timing analysis using a glass-box (instead of black box) approach.

I had the pleasure of teaming up with Dominic Pajak from ARM to present on CortexTM-M processor benefits for mixed-signal applications, and simulation flow for hardware/software verification.

Presentations and videos from the summit are now available for viewing. Please visit http://www.cadence.com/cadence/events/Pages/Mixed_Signal_Technology_Summit_Proceedings.aspx, or click on the link for particular session of interest, below. A Cadence Community log-in is required - quick and free registration if you don't have one.

Mladen Nizic

 

TopicSpeakerProceedings
Academic Keynote - Pushing the Frontiers of Silicon: Digital RF, mm-Wave and Terahertz Communication and Imaging Prof. Ali Niknejad, University of California at Berkeley View presentation
View video
Cadence Mixed-Signal Solution Update Mladen Nizic, Cadence View presentation
View video
Using Statistical Behavioral Models in Top - Down Analog Circuit Design Monte F. Mar, Ph.D. Boeing View presentation
MS Verification & RNM Modeling – NAND Memory Perspective Prashanth Aprameyan, Micron View presentation
View video
ARM Cortex - M0 System Simulation Using RNM Dominic Pajak, ARM and Mladen Nizic, Cadence View presentation
View video
Schematic-Based Behavioral Model Generation Tim Guglielmo and Subodh Reddy, Maxim View presentation
Static Timing Modeling and Analysis in Mixed-Signal Design Jim McCanny and Ben Farhat, Cadence View presentation
View video
OA-Based Concurrent Mixed-Signal Implementation Flow Dinraj Shetty and Joaquin Bartra Spansion View presentation
View video
IBIS - AMI Modeling for High-Speed I/O Mahesh Tirupattur, Analog Bits and Kumar Keshavan, Cadence View presentation
View video
 

CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information