• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Analog/Custom Design
  3. On-Demand Webinar: Parasitic-Aware Design Part 3 -- Managing…
mrkelly
mrkelly

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us
analog
Virtuoso
Custom IC Design
parasitics

On-Demand Webinar: Parasitic-Aware Design Part 3 -- Managing Parasitics in Back End

28 Dec 2010 • Less than one minute read

If you were not able to attend this recent live webinar, or were able to and would like to share the content of this webinar with colleagues, you can find an on-demand recording by clicking and registering here:

Managing parasitics in the back end

In this third of a three part webinar series on parasitic aware design, Jeremiah Cessna and Sravasti Nair present an overview and demonstration of a back end analog IC design flow that allows you to effectively manage variability and uncertainty related to parasitics throughout the implementation phase of design.  Jeremiah discusses a new approach to rapid analog prototyping which enables early, efficient and accurate generation of parasitic design data. 

Please let us know what you think, and if would like to see more webinars like this.

Mike Kelly


CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information