• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Analog/Custom Design
  3. Unleashing Mixed-Signal Tech on Tours (ToTs) in North A…
Sathish Bala
Sathish Bala

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Have a question? Need more information?

Contact Us
AMS
EDI
CDNLive
CDNLive 2013
MS ToT
cadence
tech on tour
mixed-signal IP
AMS Designer
analog
analog behavioral models
analog/mixed-signal
Virtuoso
mixed signal methodology guide
mixed signal
CDNLive SV 2013
OpenAccess
SoCs
AMS Verification
mixed-signal verification

Unleashing Mixed-Signal Tech on Tours (ToTs) in North America

29 Mar 2013 • 2 minute read

At CDNLive-Silicon Valley this year, we had an excellent mixed-signal track for two days. Cadence customers including IBM, Texas Instruments, Maxim and Freescale shared their mixed-signal methodologies and tricks with the Cadence design community. The key challenges that our mixed-signal customers face are in SoC level verification and seamless analog/digital implementation. Cadence has been addressing these challenges for the last few years with its focus on mixed-signal solutions. Cadence's Mixed-Signal Methodology book has garnered tremendous interest from the worldwide mixed-signal design community.

In order to cater to the design community in North America, we will present a series of Mixed-Signal Tech on Tours to showcase and address mixed-signal challenges and show how Cadence's mixed-signal solutions can help deisgners achieve design closure.

In the first series, we are coming to the east coast. Below are the dates and cities for MS ToTs in this series:

  • Ottawa, Ontario -- April 2, 2013
  • Baltimore, MD -- April 4, 2013
  • Chelmsford, MA -- April 9, 2013

You can register for any of these events here.

Key topics that willl be covered include:

  • Modeling analog behavior with highly effective real number models
  • Applying assertion-based, metric-driven verification
  • Verifying low-power intent with dynamic and static methods
  • Floorplanning and integrating designs in a seamless, OpenAccess-interoperable flow
  • Analyzing timing and power for complex SoCs to prevent silicon re-spins
  • Mixed-signal IP offerings from Cadence

To deliver these sessions, we are bringing in experts for each topic to provide excellent technical depth.

In addition to Cadence mixed-signal technologies, we are very pleased to have IBM  partner with Cadence to talk about IBM's foundry and services enablement at these events.

Below is the detailed agenda for the first three Mixed-Signal Technology on Tour events at Ottawa, Baltimore and Chelmsford. I hope to meet you at these events.

Sathishkumar Balasubramanian

Agenda

9:00am

Registration and Breakfast

9:30am

Welcome and Opening Remarks

9:45am

- Mixed-Signal (MS) Solution Overview

- MS Trends and Challenges

- MS Verification Overview

- MS Implementation Overview

- Verifying Low Power in MS design

- Static Timing Characterization for MS Ecosystem

10:15am

- Mixed-Signal Simulation

- Performance and Scalability

- Use Models and Language Support

10:45am

- Analog Behavioral Modeling

- Why Do I Need Modeling?

- Real Number Modeling

- Model Generation and Validation with Demo

11:30am

- Simulating Embedded ARM Cortex-M0 MS Designs

- Trends in Analog Intensive MCU

- ARM Cortex-M Introduction

- HW/SW Verification Flow with Demo

12:00pm

Lunch Cadence

1:00pm

- Advanced MS Verification

- Assertions, UVM-MS and Metric-driven Methodology

1:30pm

- Quick Turn-around Time with Cadence Analog/Mixed Signal (AMS) IP

- AMS Interface IP

- ADC's, 10G-KR PHYs

- Cadence AMS IP Portfolio

2:00pm

- Analog on Top (AoT) MS Implementation Flow

- AoT Flow Overview

- Virtuoso Floorplanning and Analog Layout

- Digital Block Synthesis and Implementation in RC/EDI

- Chip Integration and Signoff

3:00pm

IBM Foundry Services and Design Enablement

3:45pm

Break

4:00pm

- Digital on Top (DoT) MS Implementation Flow

- DoT Flow Overview

- Constraint (Routing) Exchange and Validation with Demo

4:30pm

Wrap-up


CDNS - RequestDemo

Try Cadence Software for your next design!

Free Trials

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information