Home
  • Products
  • Solutions
  • Support
  • Company
  • Products
  • Solutions
  • Support
  • Company
Community Analog/Custom Design Virtuoso ICADVM20.1 ISR32 and IC6.1.8 ISR32 Now Availab…

Author

Virtuoso Release Team
Virtuoso Release Team

Community Member

Blog Activity
Options
  • Subscriptions

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Cadence blogs
ADE Explorer
Virtuoso RF Solution
IC Release Announcement blog
Virtuoso Analog Design Environment
Virtuoso
ViVA
ICADVM20.1
IC Release Blog
Custom IC Design
IC6.1.8
Cadence Community
ADE Assembler

Virtuoso ICADVM20.1 ISR32 and IC6.1.8 ISR32 Now Available

16 May 2023 • 2 minute read

A wooden block on a keyboard with a download icon

The ICADVM20.1 ISR32 and IC6.1.8 ISR32 production releases are now available for download at Cadence Downloads. For information on supported platforms and other release compatibility information, see the README.txt file in the installation hierarchy.

 

  • ICADVM20.1 ISR32
  • IC6.1.8 ISR32

Here's a list of the highlights from our recent ICADVM20.1 and IC6.1.8 releases:

  • Schematic Pin Generation in the Full Cellview Flow (Virtuoso RF Solution) 
    The schematic pins are created only for the layout pins that have a port. If the common node net exists and is not set to gnd!, a pin is created.
  • Selection of Die Bumps or BGA Balls in the Palette Assistant (Virtuoso RF Solution) 
    Use Pins in the Objects panel of the Palette assistant to select die bumps and BGA balls.
  • Assisted Synchronization of Virtuoso and SiP Layouts (Virtuoso RF Solution) 
    Use the newly-introduced assisted flows to update changes made to a Virtuoso RF Solution compatible layout to the corresponding SiP file and vice versa.
  • Support for Fillet Creation (Virtuoso RF Solution) 
    Use the Fillet tab of the Metal Density Options form to create and control fillet insertion in the design. Fillets are an extra etch added to prevent acid traps on a design, which in turn improves yield and manufacturability.
  • Using the DSPF-in-the-Middle Flow for AMS Simulations (Virtuoso ADE Explorer, Virtuoso ADE Assembler) 
    Use the check box Using HED Config for DSPF Blackbox in the Simulation Files Setup form for AMS simulator to enable the DSPF-in-the-middle flow for ADE Explorer or ADE Assembler.
  • Sweep DSPF Files Using the VAR Function (Virtuoso ADE Explorer, Virtuoso ADE Assembler) 
    Use the VAR function to sweep DSPF files specified in the Simulation Files Setup form or in the Corners Setup form.

For more details on these and all the other new and enhanced features introduced in this release, see:

  • What’s New in Virtuoso IC6.1.8 ISR32 and ICADVM20.1 ISR32 (Application Notes)
  • Virtuoso IC6.1.8, ICADVM18.1 & ICADVM20.1 ISR: What's New Library
  • ICADVM20.1 What's New
  • IC6.1.8 What's New

Please send questions and feedback to virtuoso_rm@cadence.com.

To receive Virtuoso release announcements like this one, and other Virtuoso-related information, directly in your mailbox, select the SUBSCRIBE check box in the Subscriptions box. 

Virtuoso Release Team


© 2023 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information