• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Corporate News
  3. Socionext Is Tackling SoC Design Challenges
Tanushri Shah
Tanushri Shah

Community Member

Blog Activity
Options
  • Subscribe by email
  • More
  • Cancel
CDNS - RequestDemo

Discover what makes Cadence a Great Place to Work

Learn About
Tempus
designed with cadence
Socionext
digital
certus
Quantus

Socionext Is Tackling SoC Design Challenges

20 Jun 2024 • 1 minute read

The Designed with Cadence logoSocionext is an SoC company that has pioneered its business model to help companies achieve differentiation according to their specific needs. The Socionext team collaborates closely with their partners worldwide and delivers complete SoC solutions, from system design to production quality and control. In advanced technology nodes such as 5nm and 3nm, billion-gate full-chip designs face prolonged runtimes and substantial memory usage, leading to diminished productivity. To combat these large-scale design challenges, they’ve adopted Cadence tools.

For Socionext’s recent billion-gate design, they took eight days per iteration and spent two months for timing signoff with their previous timing signoff closure. Their goal was to reduce the closure from eight days to three days per iteration and improve their overall closure turnaround time and productivity. Socionext has now adopted the Cadence Tempus Timing Solution, Cadence Certus Closure Solution, and Cadence Quantus Extraction Solution to expedite their signoff timing closure turnaround time to meet their aggressive design timelines.

With Tempus DSTA, they were able to reduce timing closure time by 73% compared to the single-machine STA implementation. The Cadence Certus and Tempus solutions significantly reduced Socionext’s design closure turnaround time, helping them fully achieve their three-days-per-generation objective, resulting in a 2X productivity improvement overall. With the Cadence Certus, Quantus, and Tempus solutions, they were able to reduce both human and machine resources by significantly reducing memory by 90% and disk costs for billion-gate design and to reduce engineering resources during the optimization and signoff stage by around 50%.

Socionext will continue to partner with Cadence using Quantus Extraction, Tempus Timing, and Certus Closure Solution for all their ongoing and future projects. Learn more about how Socionext is tackling SoC design challenges with Cadence solutions.

Don't miss the on-demand webinar “Fast, Accurate STA for Large-Scale Design Challenges,” which will provide a deeper dive into Socionext's breakthroughs and the innovative solutions that powered their success.

“Designed with Cadence” is a series of videos that showcases creative products and technologies that are accelerating industry innovation using Cadence tools and solutions. For more Designed with Cadence videos, check out the Cadence website and YouTube channel.


CDNS - RequestDemo

Have a question? Need more information?

Contact Us

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information