Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
How many times have you wanted to look at a certain standard cell in the Encounter Digital Implementation (EDI) system, so you go hunting around the design to find one, or use the Design Browser to find one? Then you turn off the nets and special nets to see only the contents of the cell. Or, maybe the cell type you wanted to look at is not even in your netlist currently. Maybe you want to look at an INVX4, but there are only INVX2s and INVX8s in your design.There is a little-known utility inside EDI called the Cell Viewer. It's available under the Tools menu:When you start the Cell Viewer, a window will come up with a list of the cells that were loaded in the session (not just the ones that appear in the netlist) as well as a graphical window that will show the LEF view of the cell:
Standard cells are pretty easy to look at, since the LEFs have very few layers of metal. But what if you're looking at a RAM that has more metal layers? You may want to turn various layers on or off as you're examining the cell. This can be done with the Layer Control panel that you use all the time in EDI. If you happen to have a lot of things on your screen (and let's face it, what engineer doesn't?) it can be annoying to click in the EDI window to turn layers on/off. And then, the cell viewer gets sent to the background.
Here's how to fix that: un-dock the Layer Control panel! Yes, this is also a little-known feature of EDI, but you can click and drag the panel right where it says Layer Control, place it next to your Cell Viewer window, and go back and forth without windows getting lost behind one another.I hope you find both the Cell Viewer and the Layer Control un-docking to be useful!- Kari Summers
grep AND2 $ rda_Input(ui_leffile) would do the trick
Thats a way I'm doining it now, but it's not so convinient.
Anyway thanks for responce.
I don't know of a way to find that out in the tool. I would do it by "grep MACRO AND2" in the directory containing my LEF files, if I was looking for a cell named AND2. Hope that helps.
Thanks foryour tips.
Probably you could also help to find answer for a following question:
How to determine a LEF file name from which some cell was loaded, if I know only this cell name?