Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
One of the least-fun parts of running power and rail analysis has always been coming up with the electromigration (EM) model file. In the past, this involved cracking open the process design rule manual, finding the appropriate equations, and creating a spreadsheet to calculate all the numbers needed for the various metal width and via sizes. Then, this information had to be put in the format of the model file used by Encounter Digital Implementation System (EDI) and Encounter Power System (EPS). This approach was prone to errors and involved some user decisions about what exactly to model. Frustrating, but it worked for the most part.
Now there is an easier way to get this information into an automatically-created EM model file if you are using a TSMC process. You'll need the iRCX file (also referred to as a unified tech file) from TSMC, and you'll need to locate both your extraction installation and your EDI installation.
When you request the iRCX information from TSMC, it may come in a directory that needs to be unzipped and untarred. Ultimately, you're looking for a file that's named something like IRCX_28NM_8M_typical.ircx. Make sure you have the right file for your process, metal stack, and extraction corner.
To locate your extraction installation, type:
To locate your EDI installation, type:
Now, you'll run two translators. The first comes from the extraction installation and is called ircxtoict. This translates the iRCX file into the .ict format:
>/apps/PVE111/11.11.238/bin/ircxtoict -i IRCX_28NM_8M_typical.ict IRCX_28NM_8M_typical.ircx
Now that you have an .ict file, you can use the second translator, which comes from your EDI installation, to create the EM model file. But first, you'll need to create a small text file called conductor.widths (or another name of your choice). It looks something like this, with the order of each line being <metal_layer> <min_width> <max_width>. The width values are in microns:
M1 0.05 4.5M2 0.05 4.5M3 0.05 4.5M4 0.05 4.5M5 0.05 4.5M6 0.05 4.5M7 0.40 12.0M8 0.40 12.0AP 2.00 35.0
The metal layer names come from the .ict file, and the min and max widths come from the tech LEF. (Note that the metal layer names may differ between the .ict file and your tech LEF.)
Now we're ready for that second translator, called ict2emfiles. It converts the newly-created .ict file to the EDI/EPS EM model file format:
>/apps/EDI110/11.12.000/share/anls/gift/bin/ict2emfiles -eps -i IRCX_28NM_8M_typical.ict -w conductor.widths
This will result in a file called IRCX_28NM_8M_typical.ict.em_model, which you can then use during the RJ analysis in EDI/EPS.
This method saves a lot of time and removes potential sources of error. I was very happy to be able to create my EM model file this way, and I hope others will find this useful as well.
- Kari Summers
Hi Jim, There is lots of information in the Encounter Power System User Guide, in the chapter "Static Power, IR Drop, and EM Analysis". I think you'll find the answers to your questions there.
Does this consider the length of the line and how it is terminated? Is the current assumed average, RMS or maximum? Is Black's law used, anad if so what do you use for a current density? All this and more matters in electromigration assessments. Can I get this information?