• Home
  • :
  • Community
  • :
  • Blogs
  • :
  • Digital Implementation
  • :
  • Are You Stuck While Synthesizing Your Design Due to Low…

Digital Implementation Blogs

Neha Joshi
Neha Joshi
31 Mar 2020
Subscriptions

Get email delivery of the Cadence blog featured here

  • All Blog Categories
  • Breakfast Bytes
  • Cadence Academic Network
  • Cadence Support
  • Custom IC Design
  • カスタムIC/ミックスシグナル
  • 定制IC芯片设计
  • Digital Implementation
  • Functional Verification
  • IC Packaging and SiP Design
  • Life at Cadence
  • The India Circuit
  • Mixed-Signal Design
  • PCB Design
  • PCB設計/ICパッケージ設計
  • PCB、IC封装:设计与仿真分析
  • PCB解析/ICパッケージ解析
  • RF Design
  • RF /マイクロ波設計
  • Signal and Power Integrity (PCB/IC Packaging)
  • Silicon Signoff
  • Spotlight Taiwan
  • System Design and Verification
  • Tensilica and Design IP
  • Whiteboard Wednesdays
  • Archive
    • Cadence on the Beat
    • Industry Insights
    • Logic Design
    • Low Power
    • The Design Chronicles

Are You Stuck While Synthesizing Your Design Due to Low-Power Issues? We Have the Solution!

Are you interested to know how to deal with low power challenges during design synthesis?

Optimizing power can be a very convoluted and crucial process. To make design chips meet throughput goals along with optimal power consumption, you need to plan right from the beginning!

Low-Power synthesis is one of the important stages in the full IC flow.  Here, you synthesize the design from behavioral description to gates, while optimizing for dynamic and leakage power using various techniques. We understand that it is not always easy to estimate power, but Cadence offers a solution in the form of low-power synthesis flow with Genus.

Using Low-Power Synthesis Flow in Genus Synthesis Solution, you can:

 But:

  • Where to start?
  • What are the required inputs?
  • What is the complete flow?
  • Any other power-related information required?
  • How to troubleshoot?

There is a ONE-STOP solution to all these queries in the form of videos on “Low-Power Synthesis Flow with Genus”; refer to the training on https://support.cadence.com (Cadence login required).

​This training contains a series of narrated lectures for the Low-Power Synthesis Flow with Genus. The course name is ‘Low-Power Synthesis Flow with Genus Stylus Common UI’ . In this training, you explore and implement several low-power techniques to reduce both dynamic and leakage power during synthesis. You use multiple-supply voltage (MSV) design, power shutoff (PSO) synthesis and dynamic voltage frequency scaling (DVFS) synthesis flow in Genus. You run low-power flow using CPF and IEEE 1801 and troubleshoot a low-power design for Genus. You apply formal verification to validate your power constraints and ensure the functionality of a low-power design.

Lab materials are not included. If interested in the full course, including lab content, please contact your Cadence representative or email a request to training_enroll@cadence.com. You can also enroll in this course on http://learning.cadence.com.​

  

Video Title: Low-Power Synthesis Flow with Genus Stylus Common UI Training

Direct Link https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1O0V000009Mo0tUAC&pageName=ArticleContent

Related Resources: Enhance the Genus Synthesis experience with videos: Genus Synthesis Solution: Video Library

For any questions, general feedback, or future blog topic suggestions, please leave a comment. 

Tags:
  • Low Power |
  • Logic Design |