Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
There's an interesting thread on Cool Verification (http://www.coolverification.com/2009/02/dvcon-misfits-unite.html) about the number of papers at DVCon 2009 authored or co-authored by EDA vendors. There seems to be an assumption on the part of some posters that vendor involvement implies marketing presentations. Not necessarily so! I've certainly seen some conference presentations that were nothing more than recycled product pitches. But I've also seen many excellent case studies in which EDA vendors participated.
Let's be honest here - users don't have a lot of time to write conference papers and trade press articles. EDA vendors, and vendors of other sorts too, may provide the encouragement and assistance to make these publications possible. Sometimes we just provide guidance, sometimes we edit, sometimes we co-author, and sometimes we ghostwrite the whole thing. Don't assume that a user paper without a vendor's name attached didn't involve a vendor, and don't assume that one with a vendor name attached is unworthy of consideration.
In various Applications Engineering and Marketing roles for several IP and EDA vendors, I have published many conference papers and technical articles. More than 50 of these did not have my name on them; they were co-written without credit or entirely ghostwritten. No one has ever accused any of the credited authors of any of those publications of being a vendor beard or shill. I know how to assist my end users in publishing and presenting credible, highly technical material that doesn't involve any marketing hype at all.
The bottom line is that you should judge a technical paper, article, or talk by its content and not by its attribution.
The truth is out there...sometimes it's in a blog
Suffice to say that we want conference participation from EDA tool users, EDA tool vendors, whose who fall in the middle (such as Verilab, a user of tools but a vendor of services), and all sorts of collaborations among these groups except recycled pitches.
Hey Tom. I agree with your point that papers should be judged based on technical merits and not vendor attribution. I'm also certain that there will be many good papers at DVCon this year from both vendors and non-vendors alike. The main issue with vendor papers in the functional verification space is that they, by necessity, will be promoting some aspect of some vendor's tool flow. I don't fault vendors for that at all, and people using these tools will definitely benefit. User-generated papers (*not* the ghostwritten variety) have the ability to delve into topics that are likely off limits to vendors, such as taking an impartial look at competing methodologies. So, having papers from *both* users *and* vendors leads to a well-balanced conference. JL