Cadence® system design and verification solutions, integrated under our Verification Suite, provide the simulation, acceleration, emulation, and management capabilities.
Verification Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
More Support Log In
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
The Cadence Academic Network helps build strong relationships between academia and industry, and promotes the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence.
Participate in CDNLive
A huge knowledge exchange platform for academia to network with industry. We are looking for academic speakers to talk about their research to the industry attendees at the Academic Track at CDNLive EMEA and Silicon Valley.
Come & Meet Us @ Events
A huge knowledge exchange platform for academia. We are looking for academic speakers to talk about their research to industry attendees.
Americas University Software Program
Join the 250+ qualified Americas member universities who have already incorporated Cadence EDA software into their classrooms and academic research projects.
EMEA University Software Program
In EMEA, Cadence works with EUROPRACTICE to ensure cost-effective availability of our extensive electronic design automation (EDA) tools for non-commercial activities.
Apply Now For Jobs
If you are a recent college graduate or a student looking for internship. Visit our exclusive job search page for interns and recent college graduate jobs.
Cadence is a Great Place to do great work
Learn more about our internship program and visit our careers page to do meaningful work and make a great impact.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
Overview All Courses Asia Pacific EMEANorth America
Instructor-led training [ILT] are live classes that are offered in our state-of-the-art classrooms at our worldwide training centers, at your site, or as a Virtual classroom.
Online Training is delivered over the web to let you proceed at your own pace, anytime and anywhere.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technology. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
[Team Specman welcomes AE Manager Avi Behar as our newest guest blogger]
Hi, my name is Avi Behar and for the past eight years I’ve been supporting Specman users from Allentown to Yokohama (any Specmaniacs at a location starting with "Z"? I’m coming!). If you are reading this and have been using Specman, my guess is that somewhere along the way you’ve had issues with controlling the order in which your e files are imported into the tool. Here’s why:
1. e is an Aspect Oriented Programming (AOP) language; in the context of the file load ordering this has two main implications: 1.1. You can basically extend / overwrite any struct member, making the order that these extensions/overwrites are loaded signifigant1.2. Quite often you will have files implement functionality (an aspect) across a few units and structs (objects), making these files dependant on the code contained in previously loaded files (see next point).2. In your code you can only reference units/structs in files that will be loaded into Specman before the file you are currently developing (for example call methods, extend or overwrite struct members). This imposes the linear file-loading order on the way your code should be organized.3. Last but not least, there are no well defined guidelines on how to control the file load order, with the exception that eRM / OVM e recommends you solve inter-file dependencies by either: 3.1. Using cyclic imports (i.e. file "a" imports file "b" and vice-versa)3.2. Defining referenced units/structs in header filesLacking clear guidelines for choosing between [3.1] and [3.2], many new users follow the C paradigm of “each file imports the files it relies on”. This together with the (ill fated, IMHO) cyclic import recommendation [3.1] and the AOP nature of e code [1.1] quickly creates very complex import graphs where many files cross-import. It is very difficult to impose a linear path through this graph  resulting in a trial and error approach to commenting import declarations in various files until at last the frustrated user finds a delicate equilibrium that only lasts until someone else, potentially on the other side of the Earth, tries to update/reuse the code, shattering the porcelain equilibrium and while the original developer, sinks into despair. To summarize, it is the combination of these factors that is both the top reason why controlling the import order is very important when using Specman, and why many new users make a mess of it.Consequently, the approach I’ve been advocating with my customers is to stick as much as possible to a single file, linear, load-order control approach focusing on the _top.e file. Along the way I try to make easier the use of a truly fantastic Specman feature – the ability to combine compiled code (for better performance) with interpreted code (for a faster debug cycle). This is done using the _compile_base file.The compile_base file should import all the files we wish to compile from the very beginning of our project, including:
* eVCs/UVCs, the Register Package (a/k/a "vr_ad"), legacy code by other users.
* Any defines required by these packages at the time of compilation, for example: VR_AXI_USE_INTELLIGEN, VR_AD_ADDRESS_WIDTH
* Extensions to prj_env_name_t / evc_name_t enumerated types so we can add instance specific implementation (for example, scoreboarding) in the user code that will be imported from the *_top file
* Additionally: as code gets stable move it from the *_top file to the *_compile_base file!
Here is a generic example. First, consider the following "top.e" file:
Next, here is an example of the corresponding "compile_base" file listed above:
define VR_AD_ADDRESS_WIDTH 64;
extend vr_axi_env_name_t :[MY_AXI];
extend vr_pcie_env_name : [MY_PCIE];
Two notes about this:* Usually the defines required by eVCs are set in the eVC’s config file. As these are not usually reused “as is” we are not including them in the files imported by the compile_base file. But we do need to include the defines at the time of compilation so we should comment out the defines in the config file (to avoid an “already defined” error when loading the config file) and set them up in the compile_base file instead (before the importing the evc_top file).
* In most cases we can wait with extending the name enumerated types until we load the config / sve files, but if we are extending a generic eVC with design specific code we should do it under the specific instantiation of the eVC that we will have in our SVE file, thus extending these enumerated types in the compile_base file before loading our design specific extensions to the eVC code.
In a follow-on article, I'll talk a little bit more about setting up a good top.e to further avoid cyclical imports, and to smoothly handle patches and temporary work-arounds.
Note that Specman does print a message during each file being loaded (and even at which load stage it is at every moment), so maybe that can help you to see at which file looks like it's “getting stuck” for several seconds
Another relevant point is that if there are several files in an import cycle they are all loaded together, and the load process (and time) for these files would be as if it was one big file.
For the long term we are going to add a requirement against the profiler to capture and report load times on a per file basis.
Hi there, is there any way that we can determine how long specman takes to import every individual file? My code is taking a long time to load and I'd like to try and determine who the culprit is (I wish I could just comment out a few imports at a time to test, but I can't).
Nice article on specman.
Can you please send me FAQ of e-language and eVC with answers.
I will be highly oblliged