Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
As noted in a prior post, I had the pleasure of attending a DVClub talk given by Brian Bailey entitled "Is it time to declare verification war?". As suggested by the word "war" title, Brian drew many analogies between the legendary text The Art of War by the Chinese general Sun Tzu, and the strategic and tactical challenges of verifying a complex device under test (DUT), complemented by introductions of some interesting emerging technologies.
Brian Bailey discusses verification strategy with the DVClub Silicon Valley audience in terms Sun Tzu would recognize
Reflecting on Brian's remarks, there is one point Brian made that has continued to stick with me: one of Sun Tzu's overarching themes is to take care to separate strategy from tactics, and employ only those tactics that will support the chosen strategy. In this vein, Brian correctly observed that for too many customers code & functional coverage itself equals "verification". Furthermore, one of the problems that we [in the verification community] have is that we tend to over-rely on objective feedback (like coverage), and often fail to step back an look at the underlying issues behind the data.
Don't get me wrong: I'm a big fan of coverage and metric driven verification, but you have to concede that Brian has a great point. As with any task that heavily leverages objective criteria -- like the selection of students for college admissions by their SAT test scores for example -- it's easy to obsess on the numbers themselves and forget to evaluate whether the way you are generating said numbers are honestly serve the desired strategic goals, and/or even serving the *current* strategy and not a prior one.
Thus, while high coverage scores generally correlate with a high quality DUT (like high SATs generally predict success in college), verification is actually about measuring the fidelity of the DUT to the spec, and even "perfect" functional coverage scores are not a fool proof guard against corner case bugs. Hence, it's critical to use overlapping tactics to complement code & functional coverage -- checkers & assertions, scoreboards, formal analysis techniques, etc.
I'm interested to hear your take-aways from either the Silicon Valley or Boston instances of Brian's talk -- feel free to comment below or contact me offline.
Hope to see you at the next DVClub!
Joe Hupcey III
P.S. Full disclosure: The Art of War has been a favorite of mine since I first encountered it back in my own SAT prep days. I often reference the text myself, and suffice to say the urge to extend it to all sorts of cases is very powerful. As such, I have to applaud Brian for his restraint for not overdoing the analogies between verification and Sun Tzu's marshal guidance. Bravo!
Brian recently made us a video of his presentation. For all of those who haven't yet seen his presentation, I highly recommend checking it out.