Cadence® system design and verification solutions, integrated under our System Development Suite, provide the simulation, acceleration, emulation, and management capabilities.
System Development Suite Related Products A-Z
Cadence® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets.
Full-Flow Digital Solution Related Products A-Z
Cadence® custom, analog, and RF design solutions can help you save time by automating many routine tasks, from block-level and mixed-signal simulation to routing and library characterization.
Overview Related Products A-Z
Driving efficiency and accuracy in advanced packaging, system planning, and multi-fabric interoperability, Cadence® package implementation products deliver the automation and accuracy.
Cadence® PCB design solutions enable shorter, more predictable design cycles with greater integration of component design and system-level simulation for a constraint-driven flow.
An open IP platform for you to customize your app-driven SoC design.
Comprehensive solutions and methodologies.
Helping you meet your broader business goals.
A global customer support infrastructure with around-the-clock help.
24/7 Support - Cadence Online Support
Locate the latest software updates, service request, technical documentation, solutions and more in your personalized environment.
Cadence offers various software services for download. This page describes our offerings, including the Allegro FREE Physical Viewer.
Get the most out of your investment in Cadence technologies through a wide range of training offerings.
This course combines our Allegro PCB Editor Basic Techniques, followed by Allegro PCB Editor Intermediate Techniques.
Virtuoso Analog Design Environment Verifier 16.7
Learn learn to perform requirements-driven analog verification using the Virtuoso ADE Verifier tool.
Exchange ideas, news, technical information, and best practices.
The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information.
It's not all about the technlogy. Here we exchange ideas on the Cadence Academic Network and other subjects of general interest.
Cadence is a leading provider of system design tools, software, IP, and services.
Get email delivery of the Cadence blog featured here
The following are the "must see" items for Specmaniacs lucky enough to get travel authorization for DAC 2009 (and/or who scored a cheap ticket on Priceline.com for a spur of the moment "vacation" to scenic San Francisco).
1 - Specman in the Cadence Main Booth (#3751, North Hall)
Given Specman's long support for ESL and TLM flows, Specman is featured in the TLM-driven Design&Verification suite demo. In short, for the 15% of Specman users already using an ESL and/or TLM flow this is the perfect opportunity to see what's new. For the 85% of Specman users still using RTL for DUTs, this is your chance to see the benefits that the other 15% of your colleagues have been enjoying. (Related note: don't forget to sign-up for the free Tuesday lunch panel on "SystemC & TLM-Driven Design Replacing RTL?")
Of course, Specman is a key part of the Enterprise Verification demo. Without giving anything away, Specman is playing a supporting role in this demo, meaning Specman is a foundational technology for much of what you will see. BUT, it's not a deep dive on Specman-related specifics (like we show at ClubT's since there is too much ground to cover)
Logistical & suite sign-up details are posted here:
OVM Roadmap and Update -- 10am - 11am every day of the show
OVM vs. VMM Comparison -- Tuesday 4 pm – 4:30 pmIntegration of VMM sub modules into OVM – a step by step walkthrough (presented by Mirafra)-- Tuesday 1pm-2pm and an encore presentation Wednesday 5pm-6pm
Cocktail and Networking Event with the OVM Creators and Experts -- Tuesday 4:30 p.m. - 6 p.m.
Here is a detailed schedule of all the OVM presentations:
Naturally, we expect Specmaniacs to gravitate toward the functional verification sessions. To save you time in selecting a session, use this rule of thumb: if you see the name "Jason Andrews" in the presenters list or on a panel, just go to that paper/panel. Really -- just do it. As anyone who follows Jason's blog knows, you WILL learn something of value.
Also: be sure not to miss the Poster Session and Ice Cream Social from on Wednesday from 1:30pm - 3:00pm
4 - Ecosystem Partners booth (#4200, North Hall)
Specmaniacs will be on the panel "Implementing an open, metrics-driven verification environment" on Wednesday, July 29, 1:30-2:30pm. The panel is moderated by EDA chronicler Richard Goering, and no registration is needed for the Ecosystem booth panels -- just drop in and enjoy.
5 - See other Specmaniacs! (Including the original Specmaniac ...)
By all means please seek out the following Cadence Specmaniacs:
* Distinguished Engineer and fellow blogger Mike Stellfox
* Ziv Binyamini, VP of Front End Solutions (includes all of verification)
* Specman Product Marketing Director (and Team Specman coordinator) Joe Hupcey III (Joe's blog, and feel free to follow him on Twitter via @jhupcey)
* Last but not least ...
The original Specmaniac, Yoav Hollander, CTO of the Verification Group, and a founder of e/Specman, will be at DAC. Yoav loves to talk to end users who are on the front lines of verification, and in particular he would like to hear about how you are working to improve your debugging efficiency, and your stimulus and constraint development methodologies. Of course, Yoav is also open to talk about any aspect of verification under the sun, so if you are going to DAC please contact Team Specman offline to arrange a meeting. Alternatively, you will be able to find Yoav walking in & out of any and all exhibits and papers related to functional verification.
See you next week!